Array
(
[id] => 18943151
[patent_doc_number] => 20240038290
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-02-01
[patent_title] => MEMORY WITH PARTIAL ARRAY DENSITY SECURITY, AND ASSOCIATED SYSTEMS, DEVICES, AND METHODS
[patent_app_type] => utility
[patent_app_number] => 17/877296
[patent_app_country] => US
[patent_app_date] => 2022-07-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 17633
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17877296
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/877296 | MEMORY WITH PARTIAL ARRAY DENSITY SECURITY, AND ASSOCIATED SYSTEMS, DEVICES, AND METHODS | Jul 28, 2022 | Pending |
Array
(
[id] => 18379420
[patent_doc_number] => 20230154509
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-05-18
[patent_title] => MEMORY DEVICE, METHOD OF DRIVING THE MEMORY DEVICE, AND METHOD OF DRIVING HOST DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/814640
[patent_app_country] => US
[patent_app_date] => 2022-07-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6860
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17814640
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/814640 | MEMORY DEVICE, METHOD OF DRIVING THE MEMORY DEVICE, AND METHOD OF DRIVING HOST DEVICE | Jul 24, 2022 | Pending |
Array
(
[id] => 18140245
[patent_doc_number] => 20230014084
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-01-19
[patent_title] => COMPILATION METHOD, COMPILATION CIRCUIT, MODE REGISTER AND MEMORY
[patent_app_type] => utility
[patent_app_number] => 17/651597
[patent_app_country] => US
[patent_app_date] => 2022-02-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10911
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17651597
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/651597 | COMPILATION METHOD, COMPILATION CIRCUIT, MODE REGISTER AND MEMORY | Feb 17, 2022 | Pending |