Taylor V Oh
Examiner (ID: 8206, Phone: (571)272-0689 , Office: P/1625 )
Most Active Art Unit | 1625 |
Art Unit(s) | 1622, 1711, 1625, 1621, 1623 |
Total Applications | 2574 |
Issued Applications | 1814 |
Pending Applications | 225 |
Abandoned Applications | 535 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 17395704
[patent_doc_number] => 11244725
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-02-08
[patent_title] => Apparatuses and methods of forming apparatuses using a partial deck-by-deck process flow
[patent_app_type] => utility
[patent_app_number] => 16/707944
[patent_app_country] => US
[patent_app_date] => 2019-12-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 22
[patent_no_of_words] => 8428
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 290
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16707944
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/707944 | Apparatuses and methods of forming apparatuses using a partial deck-by-deck process flow | Dec 8, 2019 | Issued |
Array
(
[id] => 15776321
[patent_doc_number] => 20200119178
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-04-16
[patent_title] => NITRIDE SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/708051
[patent_app_country] => US
[patent_app_date] => 2019-12-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8787
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16708051
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/708051 | Nitride semiconductor device and method for manufacturing the same | Dec 8, 2019 | Issued |
Array
(
[id] => 15687959
[patent_doc_number] => 20200098643
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-03-26
[patent_title] => NANOSHEET TRANSISTORS WITH DIFFERENT GATE DIELECTRICS AND WORKFUNCTION METALS
[patent_app_type] => utility
[patent_app_number] => 16/698052
[patent_app_country] => US
[patent_app_date] => 2019-11-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6610
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16698052
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/698052 | Nanosheet transistors with different gate dielectrics and workfunction metals | Nov 26, 2019 | Issued |
Array
(
[id] => 16827964
[patent_doc_number] => 20210143257
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-05-13
[patent_title] => HIGH ELECTRON MOBILITY TRANSISTOR AND FABRICATION METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/691616
[patent_app_country] => US
[patent_app_date] => 2019-11-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2424
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16691616
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/691616 | High electron mobility transistor and fabrication method thereof | Nov 21, 2019 | Issued |
Array
(
[id] => 16858574
[patent_doc_number] => 20210159319
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-05-27
[patent_title] => LATERALLY-DIFFUSED METAL-OXIDE SEMICONDUCTOR TRANSISTOR AND METHOD THEREFOR
[patent_app_type] => utility
[patent_app_number] => 16/692126
[patent_app_country] => US
[patent_app_date] => 2019-11-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3848
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16692126
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/692126 | Laterally-diffused metal-oxide semiconductor transistor and method therefor | Nov 21, 2019 | Issued |
Array
(
[id] => 15656957
[patent_doc_number] => 20200091009
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-03-19
[patent_title] => NANOSHEET TRANSISTORS WITH DIFFERENT GATE DIELECTRICS AND WORKFUNCTION METALS
[patent_app_type] => utility
[patent_app_number] => 16/690609
[patent_app_country] => US
[patent_app_date] => 2019-11-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6630
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16690609
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/690609 | Nanosheet transistors with different gate dielectrics and workfunction metals | Nov 20, 2019 | Issued |
Array
(
[id] => 16464262
[patent_doc_number] => 10847625
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-11-24
[patent_title] => Indium-gallium-nitride structures and devices
[patent_app_type] => utility
[patent_app_number] => 16/689064
[patent_app_country] => US
[patent_app_date] => 2019-11-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 48
[patent_no_of_words] => 11513
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16689064
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/689064 | Indium-gallium-nitride structures and devices | Nov 18, 2019 | Issued |
Array
(
[id] => 15625965
[patent_doc_number] => 20200083387
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-03-12
[patent_title] => VERTICAL THIN FILM TRANSISTOR
[patent_app_type] => utility
[patent_app_number] => 16/684125
[patent_app_country] => US
[patent_app_date] => 2019-11-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6539
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16684125
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/684125 | Vertical thin film transistor | Nov 13, 2019 | Issued |
Array
(
[id] => 16601635
[patent_doc_number] => 20210028166
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-01-28
[patent_title] => SEMICONDUCTOR DEVICE WITH CONTROLLABLE CHANNEL LENGTH AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/682439
[patent_app_country] => US
[patent_app_date] => 2019-11-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7413
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16682439
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/682439 | Semiconductor device with controllable channel length and manufacturing method thereof | Nov 12, 2019 | Issued |
Array
(
[id] => 16827970
[patent_doc_number] => 20210143263
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-05-13
[patent_title] => FIELD-EFFECT TRANSISTOR STRUCTURE AND FABRICATION METHOD
[patent_app_type] => utility
[patent_app_number] => 16/681141
[patent_app_country] => US
[patent_app_date] => 2019-11-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11196
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16681141
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/681141 | Field-effect transistor structure and fabrication method | Nov 11, 2019 | Issued |
Array
(
[id] => 18481337
[patent_doc_number] => 11695093
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-07-04
[patent_title] => Superlattice photodetector/light emitting diode
[patent_app_type] => utility
[patent_app_number] => 16/679549
[patent_app_country] => US
[patent_app_date] => 2019-11-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 21
[patent_no_of_words] => 11142
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16679549
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/679549 | Superlattice photodetector/light emitting diode | Nov 10, 2019 | Issued |
Array
(
[id] => 15598525
[patent_doc_number] => 20200075797
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-03-05
[patent_title] => LIGHT EMITTING ELEMENT
[patent_app_type] => utility
[patent_app_number] => 16/677287
[patent_app_country] => US
[patent_app_date] => 2019-11-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7507
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16677287
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/677287 | Light emitting element | Nov 6, 2019 | Issued |
Array
(
[id] => 16471773
[patent_doc_number] => 20200373311
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-11-26
[patent_title] => NONVOLATILE MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/675006
[patent_app_country] => US
[patent_app_date] => 2019-11-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9910
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 131
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16675006
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/675006 | Nonvolatile memory device | Nov 4, 2019 | Issued |
Array
(
[id] => 17232584
[patent_doc_number] => 20210359141
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-11-18
[patent_title] => ARRAY SUBSTRATE, METHOD FOR FORMING ARRAY SUBSTRATE, AND DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/620513
[patent_app_country] => US
[patent_app_date] => 2019-11-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4917
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16620513
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/620513 | ARRAY SUBSTRATE, METHOD FOR FORMING ARRAY SUBSTRATE, AND DISPLAY DEVICE | Nov 4, 2019 | Abandoned |
Array
(
[id] => 15532987
[patent_doc_number] => 20200058799
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-20
[patent_title] => VERTICAL THIN FILM TRANSISTOR
[patent_app_type] => utility
[patent_app_number] => 16/663700
[patent_app_country] => US
[patent_app_date] => 2019-10-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6538
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16663700
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/663700 | Vertical thin film transistor | Oct 24, 2019 | Issued |
Array
(
[id] => 15598369
[patent_doc_number] => 20200075719
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-03-05
[patent_title] => NON-PLANAR FIELD EFFECT TRANSISTOR DEVICES WITH LOW-RESISTANCE METALLIC GATE STRUCTURES
[patent_app_type] => utility
[patent_app_number] => 16/662322
[patent_app_country] => US
[patent_app_date] => 2019-10-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11229
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 366
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16662322
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/662322 | Non-planar field effect transistor devices with low-resistance metallic gate structures | Oct 23, 2019 | Issued |
Array
(
[id] => 15598371
[patent_doc_number] => 20200075720
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-03-05
[patent_title] => NON-PLANAR FIELD EFFECT TRANSISTOR DEVICES WITH LOW-RESISTANCE METALLICE GATE STRUCTURES
[patent_app_type] => utility
[patent_app_number] => 16/662332
[patent_app_country] => US
[patent_app_date] => 2019-10-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11229
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16662332
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/662332 | Non-planar field effect transistor devices with low-resistance metallic gate structures | Oct 23, 2019 | Issued |
Array
(
[id] => 15503813
[patent_doc_number] => 20200052095
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-13
[patent_title] => VERTICAL FIELD EFFECT TRANSISTORS WITH SELF ALIGNED SOURCE/DRAIN JUNCTIONS
[patent_app_type] => utility
[patent_app_number] => 16/653522
[patent_app_country] => US
[patent_app_date] => 2019-10-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7449
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 65
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16653522
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/653522 | VERTICAL FIELD EFFECT TRANSISTORS WITH SELF ALIGNED SOURCE/DRAIN JUNCTIONS | Oct 14, 2019 | Abandoned |
Array
(
[id] => 17063292
[patent_doc_number] => 11107905
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-08-31
[patent_title] => Vertical field effect transistors with self aligned source/drain junctions
[patent_app_type] => utility
[patent_app_number] => 16/653589
[patent_app_country] => US
[patent_app_date] => 2019-10-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 16
[patent_no_of_words] => 7449
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16653589
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/653589 | Vertical field effect transistors with self aligned source/drain junctions | Oct 14, 2019 | Issued |
Array
(
[id] => 16731215
[patent_doc_number] => 20210098363
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-04-01
[patent_title] => THIN FILM BASED PASSIVE DEVICES AND METHODS OF FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/587122
[patent_app_country] => US
[patent_app_date] => 2019-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6714
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16587122
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/587122 | THIN FILM BASED PASSIVE DEVICES AND METHODS OF FORMING THE SAME | Sep 29, 2019 | Abandoned |