Array
(
[id] => 2567884
[patent_doc_number] => 04817058
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1989-03-28
[patent_title] => 'Multiple input/output read/write memory having a multiple-cycle write mask'
[patent_app_type] => 1
[patent_app_number] => 7/053200
[patent_app_country] => US
[patent_app_date] => 1987-05-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 13
[patent_no_of_words] => 10401
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 231
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/817/04817058.pdf
[firstpage_image] =>[orig_patent_app_number] => 053200
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/053200 | Multiple input/output read/write memory having a multiple-cycle write mask | May 20, 1987 | Issued |
Array
(
[id] => 2397775
[patent_doc_number] => 04794569
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1988-12-27
[patent_title] => 'Semiconductor memory having a barrier transistor between a bit line and a sensing amplifier'
[patent_app_type] => 1
[patent_app_number] => 6/863190
[patent_app_country] => US
[patent_app_date] => 1986-05-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 13
[patent_no_of_words] => 2194
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/794/04794569.pdf
[firstpage_image] =>[orig_patent_app_number] => 863190
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/863190 | Semiconductor memory having a barrier transistor between a bit line and a sensing amplifier | May 13, 1986 | Issued |