
Telly D. Green
Examiner (ID: 11748)
| Most Active Art Unit | 2822 |
| Art Unit(s) | 2809, 2898, 2822 |
| Total Applications | 1668 |
| Issued Applications | 1348 |
| Pending Applications | 113 |
| Abandoned Applications | 249 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19428299
[patent_doc_number] => 12087733
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-09-10
[patent_title] => Packages with multiple types of underfill and method forming the same
[patent_app_type] => utility
[patent_app_number] => 17/383911
[patent_app_country] => US
[patent_app_date] => 2021-07-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 34
[patent_figures_cnt] => 35
[patent_no_of_words] => 7022
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 180
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17383911
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/383911 | Packages with multiple types of underfill and method forming the same | Jul 22, 2021 | Issued |
Array
(
[id] => 19858312
[patent_doc_number] => 12261163
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-03-25
[patent_title] => Molded dies in semiconductor packages and methods of forming same
[patent_app_type] => utility
[patent_app_number] => 17/383971
[patent_app_country] => US
[patent_app_date] => 2021-07-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 9097
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 242
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17383971
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/383971 | Molded dies in semiconductor packages and methods of forming same | Jul 22, 2021 | Issued |
Array
(
[id] => 18097490
[patent_doc_number] => 20220415831
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-12-29
[patent_title] => SEMICONDUCTOR STRUCTURE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/383290
[patent_app_country] => US
[patent_app_date] => 2021-07-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4333
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17383290
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/383290 | SEMICONDUCTOR STRUCTURE AND MANUFACTURING METHOD THEREOF | Jul 21, 2021 | Abandoned |
Array
(
[id] => 19444558
[patent_doc_number] => 12094849
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-09-17
[patent_title] => Atomic layer deposition bonding layer for joining two semiconductor devices
[patent_app_type] => utility
[patent_app_number] => 17/443186
[patent_app_country] => US
[patent_app_date] => 2021-07-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 10800
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 246
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17443186
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/443186 | Atomic layer deposition bonding layer for joining two semiconductor devices | Jul 21, 2021 | Issued |
Array
(
[id] => 17993302
[patent_doc_number] => 20220359339
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-11-10
[patent_title] => Multi-TIM Packages and Method Forming Same
[patent_app_type] => utility
[patent_app_number] => 17/381952
[patent_app_country] => US
[patent_app_date] => 2021-07-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7582
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17381952
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/381952 | Multi-TIM Packages and Method Forming Same | Jul 20, 2021 | Pending |
Array
(
[id] => 17359883
[patent_doc_number] => 20220020679
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-01-20
[patent_title] => SEMICONDUCTOR DEVICE AND A METHOD OF MANUFACTURE
[patent_app_type] => utility
[patent_app_number] => 17/380220
[patent_app_country] => US
[patent_app_date] => 2021-07-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3641
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 50
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17380220
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/380220 | SEMICONDUCTOR DEVICE AND A METHOD OF MANUFACTURE | Jul 19, 2021 | Pending |
Array
(
[id] => 17359883
[patent_doc_number] => 20220020679
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-01-20
[patent_title] => SEMICONDUCTOR DEVICE AND A METHOD OF MANUFACTURE
[patent_app_type] => utility
[patent_app_number] => 17/380220
[patent_app_country] => US
[patent_app_date] => 2021-07-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3641
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 50
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17380220
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/380220 | SEMICONDUCTOR DEVICE AND A METHOD OF MANUFACTURE | Jul 19, 2021 | Pending |
Array
(
[id] => 19341458
[patent_doc_number] => 12051655
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-07-30
[patent_title] => Package structure and method of forming the same
[patent_app_type] => utility
[patent_app_number] => 17/377387
[patent_app_country] => US
[patent_app_date] => 2021-07-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 36
[patent_no_of_words] => 11277
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 152
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17377387
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/377387 | Package structure and method of forming the same | Jul 15, 2021 | Issued |
Array
(
[id] => 19229659
[patent_doc_number] => 12009303
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-06-11
[patent_title] => Integrated circuit semiconductor device
[patent_app_type] => utility
[patent_app_number] => 17/374713
[patent_app_country] => US
[patent_app_date] => 2021-07-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 21
[patent_no_of_words] => 9757
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 204
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17374713
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/374713 | Integrated circuit semiconductor device | Jul 12, 2021 | Issued |
Array
(
[id] => 17949295
[patent_doc_number] => 20220336314
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-20
[patent_title] => CHIP MODULE WITH HEAT DISSIPATION DEVICE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/372573
[patent_app_country] => US
[patent_app_date] => 2021-07-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3477
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 23
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17372573
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/372573 | CHIP MODULE WITH HEAT DISSIPATION DEVICE AND MANUFACTURING METHOD THEREOF | Jul 11, 2021 | Abandoned |
Array
(
[id] => 18126729
[patent_doc_number] => 20230012350
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-01-12
[patent_title] => SEMICONDUCTOR DEVICE PACKAGE HAVING WARPAGE CONTROL AND METHOD OF FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/370282
[patent_app_country] => US
[patent_app_date] => 2021-07-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10185
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17370282
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/370282 | Semiconductor device package having warpage control and method of forming the same | Jul 7, 2021 | Issued |
Array
(
[id] => 17630706
[patent_doc_number] => 20220165721
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-05-26
[patent_title] => SEMICONDUCTOR PACKAGE
[patent_app_type] => utility
[patent_app_number] => 17/369228
[patent_app_country] => US
[patent_app_date] => 2021-07-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9454
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17369228
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/369228 | Semiconductor package | Jul 6, 2021 | Issued |
Array
(
[id] => 18670031
[patent_doc_number] => 11776943
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-10-03
[patent_title] => Display panel and manufacturing method for same
[patent_app_type] => utility
[patent_app_number] => 17/365678
[patent_app_country] => US
[patent_app_date] => 2021-07-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 13
[patent_no_of_words] => 9526
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17365678
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/365678 | Display panel and manufacturing method for same | Jun 30, 2021 | Issued |
Array
(
[id] => 19168463
[patent_doc_number] => 11984376
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-05-14
[patent_title] => Stacked semiconductor device including a cooling structure
[patent_app_type] => utility
[patent_app_number] => 17/304983
[patent_app_country] => US
[patent_app_date] => 2021-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 31
[patent_figures_cnt] => 32
[patent_no_of_words] => 10802
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 201
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17304983
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/304983 | Stacked semiconductor device including a cooling structure | Jun 28, 2021 | Issued |
Array
(
[id] => 20318147
[patent_doc_number] => 12456702
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-10-28
[patent_title] => Device, method and system to mitigate stress on hybrid bonds in a multi-tier arrangement of chiplets
[patent_app_type] => utility
[patent_app_number] => 17/359380
[patent_app_country] => US
[patent_app_date] => 2021-06-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 27
[patent_no_of_words] => 11912
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 215
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17359380
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/359380 | Device, method and system to mitigate stress on hybrid bonds in a multi-tier arrangement of chiplets | Jun 24, 2021 | Issued |
Array
(
[id] => 19371740
[patent_doc_number] => 12063845
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-08-13
[patent_title] => Display device, display panel and method of manufacturing display panel
[patent_app_type] => utility
[patent_app_number] => 17/358327
[patent_app_country] => US
[patent_app_date] => 2021-06-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 6582
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 322
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17358327
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/358327 | Display device, display panel and method of manufacturing display panel | Jun 24, 2021 | Issued |
Array
(
[id] => 17159229
[patent_doc_number] => 20210320280
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-10-14
[patent_title] => DISPLAY DEVICE AND FABRICATION METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/357815
[patent_app_country] => US
[patent_app_date] => 2021-06-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12829
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 140
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17357815
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/357815 | Display device and fabrication method thereof | Jun 23, 2021 | Issued |
Array
(
[id] => 17583090
[patent_doc_number] => 20220139945
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-05-05
[patent_title] => SEMICONDUCTOR DEVICE, METHOD OF MANUFACTURING THE SAME, AND MASSIVE DATA STORAGE SYSTEM INCLUDING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/357213
[patent_app_country] => US
[patent_app_date] => 2021-06-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 17457
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17357213
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/357213 | Semiconductor device, method of manufacturing the same, and massive data storage system including the same | Jun 23, 2021 | Issued |
Array
(
[id] => 18081083
[patent_doc_number] => 20220406695
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-12-22
[patent_title] => SEMICONDUCTOR DEVICE PACKAGE HAVING A BALL GRID ARRAY WITH MULTIPLE SOLDER BALL MATERIALS
[patent_app_type] => utility
[patent_app_number] => 17/354096
[patent_app_country] => US
[patent_app_date] => 2021-06-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7245
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 57
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17354096
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/354096 | SEMICONDUCTOR DEVICE PACKAGE HAVING A BALL GRID ARRAY WITH MULTIPLE SOLDER BALL MATERIALS | Jun 21, 2021 | Abandoned |
Array
(
[id] => 18081042
[patent_doc_number] => 20220406654
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-12-22
[patent_title] => TECHNOLOGIES FOR ALIGNED VIAS
[patent_app_type] => utility
[patent_app_number] => 17/351536
[patent_app_country] => US
[patent_app_date] => 2021-06-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14303
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -21
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17351536
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/351536 | TECHNOLOGIES FOR ALIGNED VIAS | Jun 17, 2021 | Pending |