
Telly D. Green
Examiner (ID: 11748)
| Most Active Art Unit | 2822 |
| Art Unit(s) | 2809, 2898, 2822 |
| Total Applications | 1668 |
| Issued Applications | 1348 |
| Pending Applications | 113 |
| Abandoned Applications | 249 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19110224
[patent_doc_number] => 11963357
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-04-16
[patent_title] => Nonvolatile memory device and method for fabricating the same
[patent_app_type] => utility
[patent_app_number] => 18/065799
[patent_app_country] => US
[patent_app_date] => 2022-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 41
[patent_figures_cnt] => 41
[patent_no_of_words] => 15753
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 234
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18065799
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/065799 | Nonvolatile memory device and method for fabricating the same | Dec 13, 2022 | Issued |
Array
(
[id] => 19244554
[patent_doc_number] => 12015009
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-06-18
[patent_title] => Stacked semiconductor die architecture with multiple layers of disaggregation
[patent_app_type] => utility
[patent_app_number] => 18/080610
[patent_app_country] => US
[patent_app_date] => 2022-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 8281
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18080610
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/080610 | Stacked semiconductor die architecture with multiple layers of disaggregation | Dec 12, 2022 | Issued |
Array
(
[id] => 19221565
[patent_doc_number] => 20240186269
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-06
[patent_title] => BONDED STRUCTURE WITH SECURITY DIE
[patent_app_type] => utility
[patent_app_number] => 18/061383
[patent_app_country] => US
[patent_app_date] => 2022-12-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7808
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18061383
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/061383 | BONDED STRUCTURE WITH SECURITY DIE | Dec 1, 2022 | Pending |
Array
(
[id] => 19221565
[patent_doc_number] => 20240186269
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-06
[patent_title] => BONDED STRUCTURE WITH SECURITY DIE
[patent_app_type] => utility
[patent_app_number] => 18/061383
[patent_app_country] => US
[patent_app_date] => 2022-12-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7808
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18061383
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/061383 | BONDED STRUCTURE WITH SECURITY DIE | Dec 1, 2022 | Pending |
Array
(
[id] => 19221565
[patent_doc_number] => 20240186269
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-06
[patent_title] => BONDED STRUCTURE WITH SECURITY DIE
[patent_app_type] => utility
[patent_app_number] => 18/061383
[patent_app_country] => US
[patent_app_date] => 2022-12-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7808
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18061383
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/061383 | BONDED STRUCTURE WITH SECURITY DIE | Dec 1, 2022 | Pending |
Array
(
[id] => 18379727
[patent_doc_number] => 20230154816
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-05-18
[patent_title] => THERMAL BYPASS FOR STACKED DIES
[patent_app_type] => utility
[patent_app_number] => 18/055798
[patent_app_country] => US
[patent_app_date] => 2022-11-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6849
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 47
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18055798
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/055798 | THERMAL BYPASS FOR STACKED DIES | Nov 14, 2022 | Pending |
Array
(
[id] => 19488913
[patent_doc_number] => 12108658
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-10-01
[patent_title] => Light-emitting device
[patent_app_type] => utility
[patent_app_number] => 17/987188
[patent_app_country] => US
[patent_app_date] => 2022-11-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 22
[patent_no_of_words] => 15095
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 174
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17987188
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/987188 | Light-emitting device | Nov 14, 2022 | Issued |
Array
(
[id] => 19176152
[patent_doc_number] => 20240162126
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-16
[patent_title] => SEMICONDUCTOR PACKAGE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 18/054919
[patent_app_country] => US
[patent_app_date] => 2022-11-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3577
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18054919
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/054919 | SEMICONDUCTOR PACKAGE AND MANUFACTURING METHOD THEREOF | Nov 13, 2022 | Pending |
Array
(
[id] => 18244828
[patent_doc_number] => 20230077139
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-09
[patent_title] => Semiconductor Package Having an Electrically Insulating Core with Exposed Glass Fibres
[patent_app_type] => utility
[patent_app_number] => 17/986306
[patent_app_country] => US
[patent_app_date] => 2022-11-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 17068
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 221
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17986306
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/986306 | Semiconductor package having an electrically insulating core with exposed glass fibres | Nov 13, 2022 | Issued |
Array
(
[id] => 18222164
[patent_doc_number] => 20230061158
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-02
[patent_title] => Semiconductor Device with Multi-Layer Dielectric and Methods of Forming the Same
[patent_app_type] => utility
[patent_app_number] => 18/047412
[patent_app_country] => US
[patent_app_date] => 2022-10-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11271
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 196
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18047412
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/047412 | Semiconductor device with multi-layer dielectric | Oct 17, 2022 | Issued |
Array
(
[id] => 18169819
[patent_doc_number] => 20230036430
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-02-02
[patent_title] => BONDING STRUCTURE, SEMICONDUCTOR DEVICE, AND BONDING STRUCTURE FORMATION METHOD
[patent_app_type] => utility
[patent_app_number] => 17/964584
[patent_app_country] => US
[patent_app_date] => 2022-10-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 19129
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -21
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17964584
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/964584 | BONDING STRUCTURE, SEMICONDUCTOR DEVICE, AND BONDING STRUCTURE FORMATION METHOD | Oct 11, 2022 | Abandoned |
Array
(
[id] => 19007895
[patent_doc_number] => 20240071966
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-02-29
[patent_title] => MEMORY ARRAY STRUCTURES AND METHODS OF THEIR FABRICATION
[patent_app_type] => utility
[patent_app_number] => 17/961025
[patent_app_country] => US
[patent_app_date] => 2022-10-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12186
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -29
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17961025
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/961025 | MEMORY ARRAY STRUCTURES AND METHODS OF THEIR FABRICATION | Oct 5, 2022 | Pending |
Array
(
[id] => 19086269
[patent_doc_number] => 20240113070
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-04-04
[patent_title] => INTEGRATING DEVICES INTO A CARRIER WAFER FOR THREE DIMENSIONALLY STACKED SEMICONDUCTOR DEVICES
[patent_app_type] => utility
[patent_app_number] => 17/957483
[patent_app_country] => US
[patent_app_date] => 2022-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9525
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 45
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17957483
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/957483 | INTEGRATING DEVICES INTO A CARRIER WAFER FOR THREE DIMENSIONALLY STACKED SEMICONDUCTOR DEVICES | Sep 29, 2022 | Pending |
Array
(
[id] => 19073318
[patent_doc_number] => 20240107744
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-03-28
[patent_title] => SEMICONDUCTOR DEVICE HAVING SEMICONDUCTOR CHANNEL LAYER AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/953522
[patent_app_country] => US
[patent_app_date] => 2022-09-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8156
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 53
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17953522
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/953522 | SEMICONDUCTOR DEVICE HAVING SEMICONDUCTOR CHANNEL LAYER AND METHOD OF MANUFACTURING THE SAME | Sep 26, 2022 | Pending |
Array
(
[id] => 19073318
[patent_doc_number] => 20240107744
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-03-28
[patent_title] => SEMICONDUCTOR DEVICE HAVING SEMICONDUCTOR CHANNEL LAYER AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/953522
[patent_app_country] => US
[patent_app_date] => 2022-09-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8156
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 53
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17953522
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/953522 | SEMICONDUCTOR DEVICE HAVING SEMICONDUCTOR CHANNEL LAYER AND METHOD OF MANUFACTURING THE SAME | Sep 26, 2022 | Pending |
Array
(
[id] => 18361104
[patent_doc_number] => 20230142695
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-05-11
[patent_title] => SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREFOR
[patent_app_type] => utility
[patent_app_number] => 17/954191
[patent_app_country] => US
[patent_app_date] => 2022-09-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12287
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17954191
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/954191 | SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREFOR | Sep 26, 2022 | Pending |
Array
(
[id] => 20318132
[patent_doc_number] => 12456687
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-10-28
[patent_title] => Three-dimensional memory device with source line isolation and method of making the same
[patent_app_type] => utility
[patent_app_number] => 17/934685
[patent_app_country] => US
[patent_app_date] => 2022-09-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 122
[patent_figures_cnt] => 124
[patent_no_of_words] => 23232
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 210
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17934685
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/934685 | Three-dimensional memory device with source line isolation and method of making the same | Sep 22, 2022 | Issued |
Array
(
[id] => 20235884
[patent_doc_number] => 20250293203
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-09-18
[patent_title] => SYSTEMS AND METHODS FOR MULTI-TIER MULTI-DIE MODULES
[patent_app_type] => utility
[patent_app_number] => 17/930640
[patent_app_country] => US
[patent_app_date] => 2022-09-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 0
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 40
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17930640
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/930640 | SYSTEMS AND METHODS FOR MULTI-TIER MULTI-DIE MODULES | Sep 7, 2022 | Pending |
Array
(
[id] => 19007879
[patent_doc_number] => 20240071950
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-02-29
[patent_title] => Integrated Circuit Packages and Methods of Forming the Same
[patent_app_type] => utility
[patent_app_number] => 17/898075
[patent_app_country] => US
[patent_app_date] => 2022-08-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7758
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17898075
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/898075 | Integrated Circuit Packages and Methods of Forming the Same | Aug 28, 2022 | Pending |
Array
(
[id] => 18097747
[patent_doc_number] => 20220416088
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-12-29
[patent_title] => DEVICES INCLUDING OXIDE SEMICONDUCTOR MATERIAL, AND RELATED MEMORY DEVICES AND ELECTRONIC SYSTEMS
[patent_app_type] => utility
[patent_app_number] => 17/822420
[patent_app_country] => US
[patent_app_date] => 2022-08-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14037
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17822420
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/822420 | Memory devices including oxide semiconductor | Aug 24, 2022 | Issued |