| Application number | Title of the application | Filing Date | Status |
|---|
Array
(
[id] => 2812763
[patent_doc_number] => 05140684
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-08-18
[patent_title] => 'Access privilege-checking apparatus and method'
[patent_app_type] => 1
[patent_app_number] => 7/663282
[patent_app_country] => US
[patent_app_date] => 1991-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2815
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 240
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/140/05140684.pdf
[firstpage_image] =>[orig_patent_app_number] => 663282
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/663282 | Access privilege-checking apparatus and method | Feb 27, 1991 | Issued |
Array
(
[id] => 2961739
[patent_doc_number] => RE034463
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-11-30
[patent_title] => 'Semiconductor memory device with active pull up'
[patent_app_type] => 2
[patent_app_number] => 7/662663
[patent_app_country] => US
[patent_app_date] => 1991-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 3591
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 9
[patent_words_short_claim] => 357
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/RE/034/RE034463.pdf
[firstpage_image] =>[orig_patent_app_number] => 662663
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/662663 | Semiconductor memory device with active pull up | Feb 27, 1991 | Issued |
Array
(
[id] => 3023996
[patent_doc_number] => 05333288
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-07-26
[patent_title] => 'Effective address pre-calculation type pipelined microprocessor'
[patent_app_type] => 1
[patent_app_number] => 7/660779
[patent_app_country] => US
[patent_app_date] => 1991-02-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5133
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 256
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/333/05333288.pdf
[firstpage_image] =>[orig_patent_app_number] => 660779
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/660779 | Effective address pre-calculation type pipelined microprocessor | Feb 24, 1991 | Issued |
Array
(
[id] => 3049875
[patent_doc_number] => 05301292
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-04-05
[patent_title] => 'Page mode comparator decode logic for variable size DRAM types and different interleave options'
[patent_app_type] => 1
[patent_app_number] => 7/659796
[patent_app_country] => US
[patent_app_date] => 1991-02-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 2064
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 299
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/301/05301292.pdf
[firstpage_image] =>[orig_patent_app_number] => 659796
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/659796 | Page mode comparator decode logic for variable size DRAM types and different interleave options | Feb 21, 1991 | Issued |
| 07/654375 | CIRCUITRY AND METHOD FOR PROGRAMMING AND ERASING A NON-VOLATILE SEMICONDUCTOR MEMORY | Feb 10, 1991 | Abandoned |
| 07/651865 | SEMICONDUCTOR MEMORY DEVICE CAPABLE OF READING REQUIRED DATA SIGNAL AT DESIGNATED ADDRESS INTERVAL AND METHOD OF OPERATION THEREOF | Feb 6, 1991 | Abandoned |
| 07/650993 | MACHINE TRANSLATION SYSTEM INCLUDED SIDE-BY-SIDE DISPLAY OF ORIGINAL AND CORRESPONDING TRANSLATED SENTENCES | Feb 3, 1991 | Abandoned |
Array
(
[id] => 2793343
[patent_doc_number] => 05164915
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-11-17
[patent_title] => 'Cascading analog record/playback devices'
[patent_app_type] => 1
[patent_app_number] => 7/644239
[patent_app_country] => US
[patent_app_date] => 1991-01-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 18
[patent_no_of_words] => 14993
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 211
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/164/05164915.pdf
[firstpage_image] =>[orig_patent_app_number] => 644239
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/644239 | Cascading analog record/playback devices | Jan 21, 1991 | Issued |
Array
(
[id] => 2944283
[patent_doc_number] => 05220531
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-06-15
[patent_title] => 'Source follower storage cell and improved method and apparatus for iterative write for integrated circuit analog signal recording and playback'
[patent_app_type] => 1
[patent_app_number] => 7/636879
[patent_app_country] => US
[patent_app_date] => 1991-01-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 4969
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 223
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/220/05220531.pdf
[firstpage_image] =>[orig_patent_app_number] => 636879
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/636879 | Source follower storage cell and improved method and apparatus for iterative write for integrated circuit analog signal recording and playback | Jan 1, 1991 | Issued |
| 07/633177 | HIGHLY MICROPOROUS 2:1 LAYERED SILICATE MATERIALS | Dec 27, 1990 | Abandoned |
Array
(
[id] => 2824176
[patent_doc_number] => 05122987
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-06-16
[patent_title] => 'Semiconductor memory device with individually addressable space cells capable of driving a data bus'
[patent_app_type] => 1
[patent_app_number] => 7/633182
[patent_app_country] => US
[patent_app_date] => 1990-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 10
[patent_no_of_words] => 4250
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/122/05122987.pdf
[firstpage_image] =>[orig_patent_app_number] => 633182
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/633182 | Semiconductor memory device with individually addressable space cells capable of driving a data bus | Dec 27, 1990 | Issued |
| 07/631966 | TRANSLATION LOOKASIDE BUFFER | Dec 20, 1990 | Abandoned |
Array
(
[id] => 2770048
[patent_doc_number] => 05060189
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-10-22
[patent_title] => 'Semiconductor device with reduced crosstalk between lines'
[patent_app_type] => 1
[patent_app_number] => 7/627617
[patent_app_country] => US
[patent_app_date] => 1990-12-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 1134
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 150
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/060/05060189.pdf
[firstpage_image] =>[orig_patent_app_number] => 627617
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/627617 | Semiconductor device with reduced crosstalk between lines | Dec 11, 1990 | Issued |
| 07/622249 | SEMICONDUCTOR MEMORY DEVICE | Dec 3, 1990 | Abandoned |
| 07/617819 | A SEMICONDUCTOR SIGNAL LINE SYSTEM WITH CROSSTALK REDUCTION | Nov 25, 1990 | Abandoned |
Array
(
[id] => 2864011
[patent_doc_number] => 05134695
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-07-28
[patent_title] => 'Method and apparatus for constant stride accessing to memories in vector processor'
[patent_app_type] => 1
[patent_app_number] => 7/616738
[patent_app_country] => US
[patent_app_date] => 1990-11-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 17
[patent_no_of_words] => 6542
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/134/05134695.pdf
[firstpage_image] =>[orig_patent_app_number] => 616738
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/616738 | Method and apparatus for constant stride accessing to memories in vector processor | Nov 20, 1990 | Issued |
| 07/612730 | MEMORY UNIT WITH MULTIPLE ADDRESS CELLS | Nov 13, 1990 | Abandoned |
Array
(
[id] => 2735027
[patent_doc_number] => 05058073
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-10-15
[patent_title] => 'CMOS RAM having a complementary channel sense amplifier'
[patent_app_type] => 1
[patent_app_number] => 7/608035
[patent_app_country] => US
[patent_app_date] => 1990-10-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4259
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 402
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/058/05058073.pdf
[firstpage_image] =>[orig_patent_app_number] => 608035
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/608035 | CMOS RAM having a complementary channel sense amplifier | Oct 29, 1990 | Issued |
Array
(
[id] => 2976165
[patent_doc_number] => 05274746
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-12-28
[patent_title] => 'Coupling element for semiconductor neural network device'
[patent_app_type] => 1
[patent_app_number] => 7/605708
[patent_app_country] => US
[patent_app_date] => 1990-10-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 22
[patent_no_of_words] => 11500
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 496
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/274/05274746.pdf
[firstpage_image] =>[orig_patent_app_number] => 605708
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/605708 | Coupling element for semiconductor neural network device | Oct 29, 1990 | Issued |
Array
(
[id] => 2861773
[patent_doc_number] => 05134581
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-07-28
[patent_title] => 'Highly stable semiconductor memory with a small memory cell area'
[patent_app_type] => 1
[patent_app_number] => 7/604469
[patent_app_country] => US
[patent_app_date] => 1990-10-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 17
[patent_no_of_words] => 5445
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 153
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/134/05134581.pdf
[firstpage_image] =>[orig_patent_app_number] => 604469
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/604469 | Highly stable semiconductor memory with a small memory cell area | Oct 28, 1990 | Issued |