Teresa M. Arroyo

Array ( [id] => 8846813 [patent_doc_number] => 08456000 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-06-04 [patent_title] => 'Semiconductor module and an electronic system including the same' [patent_app_type] => utility [patent_app_number] => 12/554173 [patent_app_country] => US [patent_app_date] => 2009-09-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 27 [patent_no_of_words] => 8654 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 110 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12554173 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5395125 [patent_doc_number] => 20090315188 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-12-24 [patent_title] => 'SILICON-ON-INSULATOR STRUCTURES FOR THROUGH VIA IN SILICON CARRIERS' [patent_app_type] => utility [patent_app_number] => 12/550494 [patent_app_country] => US [patent_app_date] => 2009-08-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4476 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0315/20090315188.pdf [firstpage_image] =>[orig_patent_app_number] => 12550494 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8738816 [patent_doc_number] => 08410589 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-04-02 [patent_title] => 'Lead frame, resin package, semiconductor device and resin package manufacturing method' [patent_app_type] => utility [patent_app_number] => 12/545176 [patent_app_country] => US [patent_app_date] => 2009-08-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 6395 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 254 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12545176 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5300330 [patent_doc_number] => 20090294982 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-12-03 [patent_title] => 'INTERCONNECT STRUCTURES WITH TERNARY PATTERNED FEATURES GENERATED FROM TWO LITHOGRAPHIC PROCESSES' [patent_app_type] => utility [patent_app_number] => 12/538114 [patent_app_country] => US [patent_app_date] => 2009-08-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3726 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0294/20090294982.pdf [firstpage_image] =>[orig_patent_app_number] => 12538114 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5948484 [patent_doc_number] => 20110031596 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-02-10 [patent_title] => 'NICKEL-TITANUM SOLDERING LAYERS IN SEMICONDUCTOR DEVICES' [patent_app_type] => utility [patent_app_number] => 12/535963 [patent_app_country] => US [patent_app_date] => 2009-08-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4991 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0031/20110031596.pdf [firstpage_image] =>[orig_patent_app_number] => 12535963 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9711550 [patent_doc_number] => 08836126 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2014-09-16 [patent_title] => 'Semiconductor device having insulating layers containing oxygen and a barrier layer containing manganese' [patent_app_type] => utility [patent_app_number] => 12/535489 [patent_app_country] => US [patent_app_date] => 2009-08-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 14 [patent_no_of_words] => 9475 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 205 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12535489 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8329187 [patent_doc_number] => 08237285 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-08-07 [patent_title] => 'Semiconductor device, through hole having expansion portion and thin insulating film' [patent_app_type] => utility [patent_app_number] => 12/533492 [patent_app_country] => US [patent_app_date] => 2009-07-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 11 [patent_no_of_words] => 6270 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 248 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12533492 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4472412 [patent_doc_number] => 07944021 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-05-17 [patent_title] => 'Semiconductor device with suppressed hump characteristic' [patent_app_type] => utility [patent_app_number] => 12/461113 [patent_app_country] => US [patent_app_date] => 2009-07-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 5082 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 213 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/944/07944021.pdf [firstpage_image] =>[orig_patent_app_number] => 12461113 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6549901 [patent_doc_number] => 20100127391 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-05-27 [patent_title] => 'FIXTURE FOR SEMICONDUCTOR DEVICE AND ASSEMBLY OF SEMICONDUCTOR DEVICE' [patent_app_type] => utility [patent_app_number] => 12/533494 [patent_app_country] => US [patent_app_date] => 2009-07-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 4951 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0127/20100127391.pdf [firstpage_image] =>[orig_patent_app_number] => 12533494 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6193145 [patent_doc_number] => 20110024899 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-02-03 [patent_title] => 'SUBSTRATE STRUCTURE FOR CAVITY PACKAGE' [patent_app_type] => utility [patent_app_number] => 12/510781 [patent_app_country] => US [patent_app_date] => 2009-07-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4456 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0024/20110024899.pdf [firstpage_image] =>[orig_patent_app_number] => 12510781 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6336867 [patent_doc_number] => 20100019380 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-01-28 [patent_title] => 'INTEGRATED CIRCUIT WITH MICRO-PORES CERAMIC HEAT SINK' [patent_app_type] => utility [patent_app_number] => 12/508227 [patent_app_country] => US [patent_app_date] => 2009-07-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 1219 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0019/20100019380.pdf [firstpage_image] =>[orig_patent_app_number] => 12508227 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6272236 [patent_doc_number] => 20100117218 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-05-13 [patent_title] => 'Stacked wafer level package and method of manufacturing the same' [patent_app_type] => utility [patent_app_number] => 12/458454 [patent_app_country] => US [patent_app_date] => 2009-07-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 8713 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0117/20100117218.pdf [firstpage_image] =>[orig_patent_app_number] => 12458454 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6216167 [patent_doc_number] => 20100052190 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-03-04 [patent_title] => 'SEMICONDUCTOR DEVICE' [patent_app_type] => utility [patent_app_number] => 12/500972 [patent_app_country] => US [patent_app_date] => 2009-07-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4308 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0052/20100052190.pdf [firstpage_image] =>[orig_patent_app_number] => 12500972 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8340673 [patent_doc_number] => 08242597 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-08-14 [patent_title] => 'Crystal structure of a solder bump of flip chip semiconductor device' [patent_app_type] => utility [patent_app_number] => 12/497371 [patent_app_country] => US [patent_app_date] => 2009-07-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 23 [patent_no_of_words] => 6613 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 110 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12497371 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8702024 [patent_doc_number] => 08395247 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2013-03-12 [patent_title] => 'Method and apparatus for placing quartz SAW devices together with clock/oscillator' [patent_app_type] => utility [patent_app_number] => 12/493510 [patent_app_country] => US [patent_app_date] => 2009-06-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 12 [patent_no_of_words] => 4088 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 69 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12493510 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6327806 [patent_doc_number] => 20100327377 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-12-30 [patent_title] => 'Fermi-level unpinning structures for semiconductive devices, processes of forming same, and systems containing same' [patent_app_type] => utility [patent_app_number] => 12/459254 [patent_app_country] => US [patent_app_date] => 2009-06-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 7220 [patent_no_of_claims] => 48 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0327/20100327377.pdf [firstpage_image] =>[orig_patent_app_number] => 12459254 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8352561 [patent_doc_number] => 08247891 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-08-21 [patent_title] => 'Chip package structure including heat dissipation device and an insulation sheet' [patent_app_type] => utility [patent_app_number] => 12/491096 [patent_app_country] => US [patent_app_date] => 2009-06-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 13 [patent_no_of_words] => 4322 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 108 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12491096 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6216146 [patent_doc_number] => 20100052170 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-03-04 [patent_title] => 'METAL LINE OF SEMICONDUCTOR DEVICE HAVING A DIFFUSION BARRIER AND METHOD FOR FORMING THE SAME' [patent_app_type] => utility [patent_app_number] => 12/486454 [patent_app_country] => US [patent_app_date] => 2009-06-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3213 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0052/20100052170.pdf [firstpage_image] =>[orig_patent_app_number] => 12486454 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8543951 [patent_doc_number] => 08319245 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-11-27 [patent_title] => 'Lead frame, and light emitting diode module having the same' [patent_app_type] => utility [patent_app_number] => 12/457563 [patent_app_country] => US [patent_app_date] => 2009-06-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 9 [patent_no_of_words] => 2063 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 146 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12457563 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9530637 [patent_doc_number] => 08754513 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2014-06-17 [patent_title] => 'Lead frame apparatus and method for improved wire bonding' [patent_app_type] => utility [patent_app_number] => 12/485428 [patent_app_country] => US [patent_app_date] => 2009-06-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 3731 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 224 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12485428 [rel_patent_id] =>[rel_patent_doc_number] =>)