Teresa M. Arroyo

Array ( [id] => 3750856 [patent_doc_number] => 05717248 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-02-10 [patent_title] => 'Cooling and screening device having contact pins for an integrated circuit' [patent_app_type] => 1 [patent_app_number] => 8/704649 [patent_app_country] => US [patent_app_date] => 1996-09-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 7 [patent_no_of_words] => 2169 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 192 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/717/05717248.pdf [firstpage_image] =>[orig_patent_app_number] => 704649 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3736470 [patent_doc_number] => 05666008 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-09-09 [patent_title] => 'Flip chip semiconductor device' [patent_app_type] => 1 [patent_app_number] => 8/708559 [patent_app_country] => US [patent_app_date] => 1996-09-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 5054 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 169 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/666/05666008.pdf [firstpage_image] =>[orig_patent_app_number] => 708559 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3847467 [patent_doc_number] => 05708304 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-01-13 [patent_title] => 'Semiconductor device' [patent_app_type] => 1 [patent_app_number] => 8/708615 [patent_app_country] => US [patent_app_date] => 1996-09-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 3201 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 205 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/708/05708304.pdf [firstpage_image] =>[orig_patent_app_number] => 708615 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3836013 [patent_doc_number] => 05739586 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-04-14 [patent_title] => 'Heat sink assembly including a printed wiring board and a metal case' [patent_app_type] => 1 [patent_app_number] => 8/705609 [patent_app_country] => US [patent_app_date] => 1996-08-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 3129 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 151 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/739/05739586.pdf [firstpage_image] =>[orig_patent_app_number] => 705609 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3987769 [patent_doc_number] => 05861666 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-01-19 [patent_title] => 'Stacked chip assembly' [patent_app_type] => 1 [patent_app_number] => 8/705309 [patent_app_country] => US [patent_app_date] => 1996-08-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 5620 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 97 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/861/05861666.pdf [firstpage_image] =>[orig_patent_app_number] => 705309 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3776308 [patent_doc_number] => 05773890 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-06-30 [patent_title] => 'Semiconductor device that prevents peeling of a titanium nitride film' [patent_app_type] => 1 [patent_app_number] => 8/703533 [patent_app_country] => US [patent_app_date] => 1996-08-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 25 [patent_no_of_words] => 3589 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 75 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/773/05773890.pdf [firstpage_image] =>[orig_patent_app_number] => 703533 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3865121 [patent_doc_number] => 05793109 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-08-11 [patent_title] => 'Structure of ohmic electrode for semiconductor by atomic layer doping' [patent_app_type] => 1 [patent_app_number] => 8/703105 [patent_app_country] => US [patent_app_date] => 1996-08-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2082 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 133 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/793/05793109.pdf [firstpage_image] =>[orig_patent_app_number] => 703105 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3821451 [patent_doc_number] => 05770888 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-06-23 [patent_title] => 'Integrated chip package with reduced dimensions and leads exposed from the top and bottom of the package' [patent_app_type] => 1 [patent_app_number] => 8/701949 [patent_app_country] => US [patent_app_date] => 1996-08-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 6 [patent_no_of_words] => 2050 [patent_no_of_claims] => 35 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 126 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/770/05770888.pdf [firstpage_image] =>[orig_patent_app_number] => 701949 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3933268 [patent_doc_number] => 05877544 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-03-02 [patent_title] => 'Electronic micropackage for an electronic memory card' [patent_app_type] => 1 [patent_app_number] => 8/698581 [patent_app_country] => US [patent_app_date] => 1996-08-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 2396 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 164 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/877/05877544.pdf [firstpage_image] =>[orig_patent_app_number] => 698581 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3909415 [patent_doc_number] => 05898225 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-04-27 [patent_title] => 'Lead frame bonding power distribution systems' [patent_app_type] => 1 [patent_app_number] => 8/696399 [patent_app_country] => US [patent_app_date] => 1996-08-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 8 [patent_no_of_words] => 1562 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 123 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/898/05898225.pdf [firstpage_image] =>[orig_patent_app_number] => 696399 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3698726 [patent_doc_number] => 05679982 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-10-21 [patent_title] => 'Barrier against metal diffusion' [patent_app_type] => 1 [patent_app_number] => 8/695970 [patent_app_country] => US [patent_app_date] => 1996-08-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 15 [patent_no_of_words] => 4188 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 76 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/679/05679982.pdf [firstpage_image] =>[orig_patent_app_number] => 695970 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4068113 [patent_doc_number] => 05895977 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-04-20 [patent_title] => 'Bond pad functional layout on die to improve package manufacturability and assembly' [patent_app_type] => 1 [patent_app_number] => 8/694929 [patent_app_country] => US [patent_app_date] => 1996-08-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 3 [patent_no_of_words] => 1624 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 136 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/895/05895977.pdf [firstpage_image] =>[orig_patent_app_number] => 694929 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3746123 [patent_doc_number] => 05786630 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-07-28 [patent_title] => 'Multi-layer C4 flip-chip substrate' [patent_app_type] => 1 [patent_app_number] => 8/693397 [patent_app_country] => US [patent_app_date] => 1996-08-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 2 [patent_no_of_words] => 1615 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 153 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/786/05786630.pdf [firstpage_image] =>[orig_patent_app_number] => 693397 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4009745 [patent_doc_number] => 06005290 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-12-21 [patent_title] => 'Multi chip module having self limiting contact members' [patent_app_type] => 1 [patent_app_number] => 8/691759 [patent_app_country] => US [patent_app_date] => 1996-08-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 34 [patent_no_of_words] => 7108 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 143 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/005/06005290.pdf [firstpage_image] =>[orig_patent_app_number] => 691759 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3750818 [patent_doc_number] => 05717246 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-02-10 [patent_title] => 'Hybrid frame with lead-lock tape' [patent_app_type] => 1 [patent_app_number] => 8/681885 [patent_app_country] => US [patent_app_date] => 1996-07-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 11 [patent_no_of_words] => 3286 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 137 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/717/05717246.pdf [firstpage_image] =>[orig_patent_app_number] => 681885 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3812773 [patent_doc_number] => 05831337 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-11-03 [patent_title] => 'Vertical-type transistor device, having a bump electrode that has a shape with no interior angle exceeding 270.degree.' [patent_app_type] => 1 [patent_app_number] => 8/685671 [patent_app_country] => US [patent_app_date] => 1996-07-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 7 [patent_no_of_words] => 9103 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 110 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/831/05831337.pdf [firstpage_image] =>[orig_patent_app_number] => 685671 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4227740 [patent_doc_number] => 06011299 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-01-04 [patent_title] => 'Apparatus to minimize integrated circuit heatsink E.M.I. radiation' [patent_app_type] => 1 [patent_app_number] => 8/686633 [patent_app_country] => US [patent_app_date] => 1996-07-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3265 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 85 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/011/06011299.pdf [firstpage_image] =>[orig_patent_app_number] => 686633 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4223215 [patent_doc_number] => 06087727 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-07-11 [patent_title] => 'Misfet semiconductor device having different vertical levels' [patent_app_type] => 1 [patent_app_number] => 8/683537 [patent_app_country] => US [patent_app_date] => 1996-07-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 50 [patent_figures_cnt] => 95 [patent_no_of_words] => 12470 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 164 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/087/06087727.pdf [firstpage_image] =>[orig_patent_app_number] => 683537 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4038300 [patent_doc_number] => 05994765 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-11-30 [patent_title] => 'Clock distribution network with efficient shielding' [patent_app_type] => 1 [patent_app_number] => 8/673490 [patent_app_country] => US [patent_app_date] => 1996-07-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 6 [patent_no_of_words] => 3129 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 391 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/994/05994765.pdf [firstpage_image] =>[orig_patent_app_number] => 673490 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3733168 [patent_doc_number] => 05670823 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-09-23 [patent_title] => 'Integrated circuit barrier structure' [patent_app_type] => 1 [patent_app_number] => 8/671105 [patent_app_country] => US [patent_app_date] => 1996-06-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 3563 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 123 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/670/05670823.pdf [firstpage_image] =>[orig_patent_app_number] => 671105 [rel_patent_id] =>[rel_patent_doc_number] =>)