Terrell S. Johnson

Array ( [id] => 20745846 [patent_doc_number] => 12645759 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2026-06-02 [patent_title] => Intent-based interactions in software platforms [patent_app_type] => utility [patent_app_number] => 19/352880 [patent_app_country] => US [patent_app_date] => 2025-10-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 28848 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 172 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19352880 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20009322 [patent_doc_number] => 20250147544 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-05-08 [patent_title] => Clock Signal Skew Calibration Apparatus and Control Method [patent_app_type] => utility [patent_app_number] => 19/017409 [patent_app_country] => US [patent_app_date] => 2025-01-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 4463 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 82 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19017409 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19848576 [patent_doc_number] => 20250093927 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-03-20 [patent_title] => INFORMATION PROCESSING APPARATUS [patent_app_type] => utility [patent_app_number] => 18/967761 [patent_app_country] => US [patent_app_date] => 2024-12-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 15220 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -14 [patent_words_short_claim] => 339 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18967761 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20042884 [patent_doc_number] => 20250181106 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-06-05 [patent_title] => DEVICE, A DATA STRUCTURE AND A METHOD FOR PACKETIZING OF DATA [patent_app_type] => utility [patent_app_number] => 18/964934 [patent_app_country] => US [patent_app_date] => 2024-12-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 6102 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -12 [patent_words_short_claim] => 87 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18964934 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20738100 [patent_doc_number] => 20260147400 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2026-05-28 [patent_title] => PART INVARIANT PEAK POWER MANAGEMENT [patent_app_type] => utility [patent_app_number] => 18/962199 [patent_app_country] => US [patent_app_date] => 2024-11-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 6991 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 78 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18962199 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19848693 [patent_doc_number] => 20250094044 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-03-20 [patent_title] => MULTICORE SHARED CACHE OPERATION ENGINE [patent_app_type] => utility [patent_app_number] => 18/963043 [patent_app_country] => US [patent_app_date] => 2024-11-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 6973 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -18 [patent_words_short_claim] => 54 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18963043 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19848824 [patent_doc_number] => 20250094175 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-03-20 [patent_title] => METHOD AND APPARATUS FOR REBOOTING FUNCTIONAL COMPONENT ON SYSTEM ON CHIP AND DEVICE [patent_app_type] => utility [patent_app_number] => 18/962151 [patent_app_country] => US [patent_app_date] => 2024-11-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 18136 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 101 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18962151 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20061376 [patent_doc_number] => 20250199598 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-06-19 [patent_title] => Request and Floor Interface for Current Control with Correctness in an SOC [patent_app_type] => utility [patent_app_number] => 18/962831 [patent_app_country] => US [patent_app_date] => 2024-11-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 9520 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 116 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18962831 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20043327 [patent_doc_number] => 20250181549 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-06-05 [patent_title] => SYNCHRONIZATION IN MULTI-CHIP SYSTEMS [patent_app_type] => utility [patent_app_number] => 18/946405 [patent_app_country] => US [patent_app_date] => 2024-11-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 5516 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => 0 [patent_words_short_claim] => 133 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18946405 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20680114 [patent_doc_number] => 20260118930 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2026-04-30 [patent_title] => FILTERING DATA CENTER POWER LOAD TRANSIENTS CAUSED BY ARTIFICIAL INTELLIGENCE (AI) WORKLOADS [patent_app_type] => utility [patent_app_number] => 18/933160 [patent_app_country] => US [patent_app_date] => 2024-10-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 6680 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 137 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18933160 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20000402 [patent_doc_number] => 20250138624 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-05-01 [patent_title] => Automotive Computing Architecture with Phased Wake Sequence and Power Control [patent_app_type] => utility [patent_app_number] => 18/931814 [patent_app_country] => US [patent_app_date] => 2024-10-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 3800 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 80 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18931814 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19771791 [patent_doc_number] => 20250053217 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-02-13 [patent_title] => Sealed Enclosure Power Control System [patent_app_type] => utility [patent_app_number] => 18/930447 [patent_app_country] => US [patent_app_date] => 2024-10-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 5613 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 109 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18930447 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20000351 [patent_doc_number] => 20250138573 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-05-01 [patent_title] => METHODS AND APPARATUS FOR SYSTEM CLOCK CONTROL [patent_app_type] => utility [patent_app_number] => 18/925501 [patent_app_country] => US [patent_app_date] => 2024-10-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 3044 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -15 [patent_words_short_claim] => 129 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18925501 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20003214 [patent_doc_number] => 20250141436 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-05-01 [patent_title] => DROOP PROTECTION METHOD AND CIRCUIT [patent_app_type] => utility [patent_app_number] => 18/925373 [patent_app_country] => US [patent_app_date] => 2024-10-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 0 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -16 [patent_words_short_claim] => 103 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18925373 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19760017 [patent_doc_number] => 20250048582 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-02-06 [patent_title] => ELECTRONIC DEVICE, CABINET, AND SERVER [patent_app_type] => utility [patent_app_number] => 18/923519 [patent_app_country] => US [patent_app_date] => 2024-10-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 16417 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 130 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18923519 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20654540 [patent_doc_number] => 20260106565 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2026-04-16 [patent_title] => HYBRID CONVERSION DEVICE INCLUDING SWITCHING MODULES FOR DIFFERENT SWITCH COMPOSITIONS [patent_app_type] => utility [patent_app_number] => 18/912970 [patent_app_country] => US [patent_app_date] => 2024-10-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 1072 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 133 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18912970 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19747611 [patent_doc_number] => 20250036176 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-01-30 [patent_title] => Printed Circuits with Embedded Resistive Thermal Devices [patent_app_type] => utility [patent_app_number] => 18/903894 [patent_app_country] => US [patent_app_date] => 2024-10-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 9366 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 36 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18903894 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19891916 [patent_doc_number] => 20250117228 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-04-10 [patent_title] => DIFFERENTIAL INDIVIDUAL TENANT RUNTIME EXPERIENCE IN A MULTI-TENANT PLATFORM [patent_app_type] => utility [patent_app_number] => 18/883774 [patent_app_country] => US [patent_app_date] => 2024-09-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 14792 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 125 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18883774 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20323505 [patent_doc_number] => 20250335593 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-10-30 [patent_title] => SYSTEM AND METHOD FOR REDUCING COMPUTING SERVICE DOWNTIME DURING FIRMWARE INSPECTION AND UPDATE PROCESSES [patent_app_type] => utility [patent_app_number] => 18/816541 [patent_app_country] => US [patent_app_date] => 2024-08-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 4706 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -18 [patent_words_short_claim] => 92 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18816541 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20758299 [patent_doc_number] => 12651071 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2026-06-09 [patent_title] => Secure MPSoC FPGA with embedded hard core processor system and method [patent_app_type] => utility [patent_app_number] => 18/795716 [patent_app_country] => US [patent_app_date] => 2024-08-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 0 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 111 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18795716 [rel_patent_id] =>[rel_patent_doc_number] =>)