Terrell W. Fears

Array ( [id] => 4219418 [patent_doc_number] => 06028807 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-02-22 [patent_title] => 'Memory architecture' [patent_app_type] => 1 [patent_app_number] => 9/110704 [patent_app_country] => US [patent_app_date] => 1998-07-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 13 [patent_no_of_words] => 4485 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 37 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/028/06028807.pdf [firstpage_image] =>[orig_patent_app_number] => 110704 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3953533 [patent_doc_number] => 05973982 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-10-26 [patent_title] => 'Pulse width amplifier circuit' [patent_app_type] => 1 [patent_app_number] => 9/110202 [patent_app_country] => US [patent_app_date] => 1998-07-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 13 [patent_no_of_words] => 4042 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 117 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/973/05973982.pdf [firstpage_image] =>[orig_patent_app_number] => 110202 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4064273 [patent_doc_number] => 05933372 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-08-03 [patent_title] => 'Data path for high speed high bandwidth DRAM' [patent_app_type] => 1 [patent_app_number] => 9/109951 [patent_app_country] => US [patent_app_date] => 1998-07-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 11 [patent_no_of_words] => 3516 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 109 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/933/05933372.pdf [firstpage_image] =>[orig_patent_app_number] => 109951 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4078292 [patent_doc_number] => 06009036 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-12-28 [patent_title] => 'Memory device' [patent_app_type] => 1 [patent_app_number] => 9/101003 [patent_app_country] => US [patent_app_date] => 1998-06-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 5867 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 255 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/009/06009036.pdf [firstpage_image] =>[orig_patent_app_number] => 101003 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4054414 [patent_doc_number] => 05909399 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-06-01 [patent_title] => 'Non-volatile semiconductor memory device and memory system using the same' [patent_app_type] => 1 [patent_app_number] => 9/100330 [patent_app_country] => US [patent_app_date] => 1998-06-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 99 [patent_figures_cnt] => 130 [patent_no_of_words] => 28973 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 209 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/909/05909399.pdf [firstpage_image] =>[orig_patent_app_number] => 100330 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4144036 [patent_doc_number] => 06034877 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-03-07 [patent_title] => 'Semiconductor memory array having sublithographic spacing between adjacement trenches and method for making the same' [patent_app_type] => 1 [patent_app_number] => 9/093902 [patent_app_country] => US [patent_app_date] => 1998-06-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 10 [patent_no_of_words] => 3674 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 63 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/034/06034877.pdf [firstpage_image] =>[orig_patent_app_number] => 093902 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4330104 [patent_doc_number] => RE037059 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-02-20 [patent_title] => 'Wiring pattern of semiconductor integrated circuit device' [patent_app_type] => 2 [patent_app_number] => 9/090401 [patent_app_country] => US [patent_app_date] => 1998-06-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 10 [patent_no_of_words] => 2505 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 132 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/RE/037/RE037059.pdf [firstpage_image] =>[orig_patent_app_number] => 090401 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4144832 [patent_doc_number] => 06016282 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-01-18 [patent_title] => 'Clock vernier adjustment' [patent_app_type] => 1 [patent_app_number] => 9/086401 [patent_app_country] => US [patent_app_date] => 1998-05-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 10 [patent_no_of_words] => 6369 [patent_no_of_claims] => 62 [patent_no_of_ind_claims] => 11 [patent_words_short_claim] => 83 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/016/06016282.pdf [firstpage_image] =>[orig_patent_app_number] => 086401 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4231240 [patent_doc_number] => 06088258 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-07-11 [patent_title] => 'Structures for reduced topography capacitors' [patent_app_type] => 1 [patent_app_number] => 9/086404 [patent_app_country] => US [patent_app_date] => 1998-05-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 36 [patent_figures_cnt] => 77 [patent_no_of_words] => 5467 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 52 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/088/06088258.pdf [firstpage_image] =>[orig_patent_app_number] => 086404 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4185035 [patent_doc_number] => RE036842 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-08-29 [patent_title] => 'Semiconductor memory device for maintaining level of signal line' [patent_app_type] => 2 [patent_app_number] => 9/070016 [patent_app_country] => US [patent_app_date] => 1998-04-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 23 [patent_figures_cnt] => 30 [patent_no_of_words] => 16869 [patent_no_of_claims] => 46 [patent_no_of_ind_claims] => 16 [patent_words_short_claim] => 52 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/RE/036/RE036842.pdf [firstpage_image] =>[orig_patent_app_number] => 070016 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4027107 [patent_doc_number] => 05907503 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-05-25 [patent_title] => 'Vertical bipolar SRAM cell, array and system, and a method for making the cell and the array' [patent_app_type] => 1 [patent_app_number] => 9/070706 [patent_app_country] => US [patent_app_date] => 1998-04-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 12 [patent_no_of_words] => 6210 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 167 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/907/05907503.pdf [firstpage_image] =>[orig_patent_app_number] => 070706 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4064218 [patent_doc_number] => 05933368 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-08-03 [patent_title] => 'Flash memory mass storage system' [patent_app_type] => 1 [patent_app_number] => 9/067449 [patent_app_country] => US [patent_app_date] => 1998-04-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 20 [patent_no_of_words] => 9298 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 84 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/933/05933368.pdf [firstpage_image] =>[orig_patent_app_number] => 067449 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3993967 [patent_doc_number] => 05910925 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-06-08 [patent_title] => 'EEPROM with split gate source side injection' [patent_app_type] => 1 [patent_app_number] => 9/065409 [patent_app_country] => US [patent_app_date] => 1998-04-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 17 [patent_no_of_words] => 7926 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 212 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/910/05910925.pdf [firstpage_image] =>[orig_patent_app_number] => 065409 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3963767 [patent_doc_number] => 05978259 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-11-02 [patent_title] => 'Semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 9/057604 [patent_app_country] => US [patent_app_date] => 1998-04-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 2725 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 100 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/978/05978259.pdf [firstpage_image] =>[orig_patent_app_number] => 057604 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4010578 [patent_doc_number] => 05923591 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-07-13 [patent_title] => 'Memory circuit' [patent_app_type] => 1 [patent_app_number] => 9/055327 [patent_app_country] => US [patent_app_date] => 1998-04-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 31 [patent_figures_cnt] => 4 [patent_no_of_words] => 10858 [patent_no_of_claims] => 76 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 121 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/923/05923591.pdf [firstpage_image] =>[orig_patent_app_number] => 055327 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4194095 [patent_doc_number] => 06021083 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-02-01 [patent_title] => 'Block decoded wordline driver with positive and negative voltage modes' [patent_app_type] => 1 [patent_app_number] => 9/051005 [patent_app_country] => US [patent_app_date] => 1998-03-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 8 [patent_no_of_words] => 5468 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 169 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/021/06021083.pdf [firstpage_image] =>[orig_patent_app_number] => 051005 [rel_patent_id] =>[rel_patent_doc_number] =>)