Terrell W. Fears

Array ( [id] => 4010463 [patent_doc_number] => 05923583 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-07-13 [patent_title] => 'Ferromagnetic memory based on torroidal elements' [patent_app_type] => 1 [patent_app_number] => 8/956405 [patent_app_country] => US [patent_app_date] => 1997-10-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 13 [patent_no_of_words] => 5308 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 223 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/923/05923583.pdf [firstpage_image] =>[orig_patent_app_number] => 956405 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4073214 [patent_doc_number] => 05896322 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-04-20 [patent_title] => 'Multiple-port ring buffer' [patent_app_type] => 1 [patent_app_number] => 8/956710 [patent_app_country] => US [patent_app_date] => 1997-10-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 13 [patent_no_of_words] => 5690 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 117 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/896/05896322.pdf [firstpage_image] =>[orig_patent_app_number] => 956710 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3993940 [patent_doc_number] => 05910923 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-06-08 [patent_title] => 'Memory access circuits for test time reduction' [patent_app_type] => 1 [patent_app_number] => 8/956410 [patent_app_country] => US [patent_app_date] => 1997-10-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 2874 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 59 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/910/05910923.pdf [firstpage_image] =>[orig_patent_app_number] => 956410 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4010805 [patent_doc_number] => 05923606 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-07-13 [patent_title] => 'NOR-type mask ROM having dual sense current paths' [patent_app_type] => 1 [patent_app_number] => 8/954905 [patent_app_country] => US [patent_app_date] => 1997-10-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3757 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 76 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/923/05923606.pdf [firstpage_image] =>[orig_patent_app_number] => 954905 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3873396 [patent_doc_number] => 05796665 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-08-18 [patent_title] => 'Semiconductor memory device with improved read signal generation of data lines and assisted precharge to mid-level' [patent_app_type] => 1 [patent_app_number] => 8/958205 [patent_app_country] => US [patent_app_date] => 1997-10-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 10 [patent_no_of_words] => 6272 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 101 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/796/05796665.pdf [firstpage_image] =>[orig_patent_app_number] => 958205 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3770451 [patent_doc_number] => 05852576 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-12-22 [patent_title] => 'High voltage NMOS pass gate for integrated circuit with high voltage generator and flash non-volatile memory device having the pass gate' [patent_app_type] => 1 [patent_app_number] => 8/944904 [patent_app_country] => US [patent_app_date] => 1997-10-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 9 [patent_no_of_words] => 6633 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 282 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/852/05852576.pdf [firstpage_image] =>[orig_patent_app_number] => 944904 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4077427 [patent_doc_number] => 05867420 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-02-02 [patent_title] => 'Reducing oxidation stress in the fabrication of devices' [patent_app_type] => 1 [patent_app_number] => 8/943910 [patent_app_country] => US [patent_app_date] => 1997-09-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 15 [patent_no_of_words] => 4603 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 115 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/867/05867420.pdf [firstpage_image] =>[orig_patent_app_number] => 943910 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3798028 [patent_doc_number] => 05822251 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-10-13 [patent_title] => 'Expandable flash-memory mass-storage using shared buddy lines and intermediate flash-bus between device-specific buffers and flash-intelligent DMA controllers' [patent_app_type] => 1 [patent_app_number] => 8/939601 [patent_app_country] => US [patent_app_date] => 1997-09-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 9 [patent_no_of_words] => 8212 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 254 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/822/05822251.pdf [firstpage_image] =>[orig_patent_app_number] => 939601 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3940226 [patent_doc_number] => 05953264 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-09-14 [patent_title] => 'Redundant memory cell selecting circuit having fuses coupled to memory cell group address and memory cell block address' [patent_app_type] => 1 [patent_app_number] => 8/937006 [patent_app_country] => US [patent_app_date] => 1997-09-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 23 [patent_figures_cnt] => 23 [patent_no_of_words] => 17582 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 92 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/953/05953264.pdf [firstpage_image] =>[orig_patent_app_number] => 937006 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3845866 [patent_doc_number] => 05815455 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-09-29 [patent_title] => 'Power supply interface circuit providing nonvolatile storage with suitable operating and standby voltage levels' [patent_app_type] => 1 [patent_app_number] => 8/933701 [patent_app_country] => US [patent_app_date] => 1997-09-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2182 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 109 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/815/05815455.pdf [firstpage_image] =>[orig_patent_app_number] => 933701 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3789378 [patent_doc_number] => 05808951 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-09-15 [patent_title] => 'Semiconductor memory' [patent_app_type] => 1 [patent_app_number] => 8/951206 [patent_app_country] => US [patent_app_date] => 1997-09-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 23 [patent_figures_cnt] => 46 [patent_no_of_words] => 18707 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 499 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/808/05808951.pdf [firstpage_image] =>[orig_patent_app_number] => 951206 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3853554 [patent_doc_number] => 05847999 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-12-08 [patent_title] => 'Integrated circuit memory devices having variable block size erase capability' [patent_app_type] => 1 [patent_app_number] => 8/927605 [patent_app_country] => US [patent_app_date] => 1997-09-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 3031 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 120 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/847/05847999.pdf [firstpage_image] =>[orig_patent_app_number] => 927605 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3802454 [patent_doc_number] => 05841705 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-11-24 [patent_title] => 'Semiconductor memory device having controllable supplying capability of internal voltage' [patent_app_type] => 1 [patent_app_number] => 8/924501 [patent_app_country] => US [patent_app_date] => 1997-09-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 27 [patent_no_of_words] => 8777 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 119 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/841/05841705.pdf [firstpage_image] =>[orig_patent_app_number] => 924501 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3998684 [patent_doc_number] => 05959928 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-09-28 [patent_title] => 'Integrated circuit memory devices including unidirectionally-oriented sub-blocks' [patent_app_type] => 1 [patent_app_number] => 8/923905 [patent_app_country] => US [patent_app_date] => 1997-09-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 9 [patent_no_of_words] => 2727 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 32 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/959/05959928.pdf [firstpage_image] =>[orig_patent_app_number] => 923905 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3752028 [patent_doc_number] => 05787035 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-07-28 [patent_title] => 'Memory cell array' [patent_app_type] => 1 [patent_app_number] => 8/924005 [patent_app_country] => US [patent_app_date] => 1997-08-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 2003 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 225 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/787/05787035.pdf [firstpage_image] =>[orig_patent_app_number] => 924005 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4034370 [patent_doc_number] => 05926411 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-07-20 [patent_title] => 'Optical random access memory' [patent_app_type] => 1 [patent_app_number] => 8/920847 [patent_app_country] => US [patent_app_date] => 1997-08-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 60 [patent_figures_cnt] => 110 [patent_no_of_words] => 31997 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 123 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/926/05926411.pdf [firstpage_image] =>[orig_patent_app_number] => 920847 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3792247 [patent_doc_number] => 05818773 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-10-06 [patent_title] => 'Semiconductor storage device' [patent_app_type] => 1 [patent_app_number] => 8/919201 [patent_app_country] => US [patent_app_date] => 1997-08-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 5421 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 255 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/818/05818773.pdf [firstpage_image] =>[orig_patent_app_number] => 919201 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3774709 [patent_doc_number] => 05844832 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-12-01 [patent_title] => 'Cell array structure for a ferroelectric semiconductor memory and a method for sensing data from the same' [patent_app_type] => 1 [patent_app_number] => 8/916207 [patent_app_country] => US [patent_app_date] => 1997-08-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 8 [patent_no_of_words] => 4243 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 99 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/844/05844832.pdf [firstpage_image] =>[orig_patent_app_number] => 916207 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3950526 [patent_doc_number] => 05930175 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-07-27 [patent_title] => 'Voltage pump switch' [patent_app_type] => 1 [patent_app_number] => 8/916604 [patent_app_country] => US [patent_app_date] => 1997-08-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 12 [patent_no_of_words] => 8362 [patent_no_of_claims] => 34 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 71 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/930/05930175.pdf [firstpage_image] =>[orig_patent_app_number] => 916604 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4005301 [patent_doc_number] => 05920514 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-07-06 [patent_title] => 'Memory device with efficient redundancy using sense amplifiers' [patent_app_type] => 1 [patent_app_number] => 8/918508 [patent_app_country] => US [patent_app_date] => 1997-08-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 8 [patent_no_of_words] => 3330 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 58 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/920/05920514.pdf [firstpage_image] =>[orig_patent_app_number] => 918508 [rel_patent_id] =>[rel_patent_doc_number] =>)