Terrell W. Fears

Array ( [id] => 4010562 [patent_doc_number] => 05923590 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-07-13 [patent_title] => 'Device for reading cells of a memory' [patent_app_type] => 1 [patent_app_number] => 8/873502 [patent_app_country] => US [patent_app_date] => 1997-06-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 4857 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 59 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/923/05923590.pdf [firstpage_image] =>[orig_patent_app_number] => 873502 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3790304 [patent_doc_number] => 05757719 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-05-26 [patent_title] => 'Page-mode memory device with multiple-level memory cells' [patent_app_type] => 1 [patent_app_number] => 8/869208 [patent_app_country] => US [patent_app_date] => 1997-06-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 9 [patent_no_of_words] => 4359 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 95 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/757/05757719.pdf [firstpage_image] =>[orig_patent_app_number] => 869208 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3888700 [patent_doc_number] => 05764572 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-06-09 [patent_title] => 'Integrated circuit memory device' [patent_app_type] => 1 [patent_app_number] => 8/868478 [patent_app_country] => US [patent_app_date] => 1997-06-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 10585 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 309 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/764/05764572.pdf [firstpage_image] =>[orig_patent_app_number] => 868478 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4096862 [patent_doc_number] => 06026029 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-02-15 [patent_title] => 'Semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 8/865310 [patent_app_country] => US [patent_app_date] => 1997-05-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 199 [patent_figures_cnt] => 240 [patent_no_of_words] => 94131 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 121 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/026/06026029.pdf [firstpage_image] =>[orig_patent_app_number] => 865310 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4246222 [patent_doc_number] => 06075743 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-06-13 [patent_title] => 'Method and apparatus for sharing sense amplifiers between memory banks' [patent_app_type] => 1 [patent_app_number] => 8/862603 [patent_app_country] => US [patent_app_date] => 1997-05-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4126 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 66 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/075/06075743.pdf [firstpage_image] =>[orig_patent_app_number] => 862603 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3816070 [patent_doc_number] => 05854766 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-12-29 [patent_title] => 'Non-volatile semiconductor memory device with diagnostic potential generator for individually checking whether memory cells are over-erased' [patent_app_type] => 1 [patent_app_number] => 8/855601 [patent_app_country] => US [patent_app_date] => 1997-05-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 5326 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 140 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/854/05854766.pdf [firstpage_image] =>[orig_patent_app_number] => 855601 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3807784 [patent_doc_number] => 05781479 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-07-14 [patent_title] => 'Memory device' [patent_app_type] => 1 [patent_app_number] => 8/853713 [patent_app_country] => US [patent_app_date] => 1997-05-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 31 [patent_figures_cnt] => 41 [patent_no_of_words] => 10856 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 240 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/781/05781479.pdf [firstpage_image] =>[orig_patent_app_number] => 853713 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3888837 [patent_doc_number] => 05764583 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-06-09 [patent_title] => 'Programmable logic array integrated circuits' [patent_app_type] => 1 [patent_app_number] => 8/852015 [patent_app_country] => US [patent_app_date] => 1997-05-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 27 [patent_figures_cnt] => 33 [patent_no_of_words] => 14876 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 142 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/764/05764583.pdf [firstpage_image] =>[orig_patent_app_number] => 852015 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3825192 [patent_doc_number] => 05812479 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-09-22 [patent_title] => 'Programmable logic array integrated circuits' [patent_app_type] => 1 [patent_app_number] => 8/851761 [patent_app_country] => US [patent_app_date] => 1997-05-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 27 [patent_figures_cnt] => 35 [patent_no_of_words] => 14874 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 135 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/812/05812479.pdf [firstpage_image] =>[orig_patent_app_number] => 851761 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3853656 [patent_doc_number] => 05848005 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-12-08 [patent_title] => 'Programmable logic array integrated circuits' [patent_app_type] => 1 [patent_app_number] => 8/851858 [patent_app_country] => US [patent_app_date] => 1997-05-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 27 [patent_figures_cnt] => 33 [patent_no_of_words] => 14873 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 194 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/848/05848005.pdf [firstpage_image] =>[orig_patent_app_number] => 851858 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4019499 [patent_doc_number] => 05889720 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-03-30 [patent_title] => 'Circuit for the production of a programming high voltage' [patent_app_type] => 1 [patent_app_number] => 8/852104 [patent_app_country] => US [patent_app_date] => 1997-05-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 3898 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 105 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/889/05889720.pdf [firstpage_image] =>[orig_patent_app_number] => 852104 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4219432 [patent_doc_number] => 06028808 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-02-22 [patent_title] => 'Programmable logic array integrated circuits' [patent_app_type] => 1 [patent_app_number] => 8/851862 [patent_app_country] => US [patent_app_date] => 1997-05-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 27 [patent_figures_cnt] => 33 [patent_no_of_words] => 14872 [patent_no_of_claims] => 50 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 52 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/028/06028808.pdf [firstpage_image] =>[orig_patent_app_number] => 851862 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3883068 [patent_doc_number] => 05838628 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-11-17 [patent_title] => 'Programmable logic array integrated circuits' [patent_app_type] => 1 [patent_app_number] => 8/840534 [patent_app_country] => US [patent_app_date] => 1997-04-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 27 [patent_figures_cnt] => 33 [patent_no_of_words] => 14872 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 136 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/838/05838628.pdf [firstpage_image] =>[orig_patent_app_number] => 840534 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3993911 [patent_doc_number] => 05910921 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-06-08 [patent_title] => 'Self-test of a memory device' [patent_app_type] => 1 [patent_app_number] => 8/838010 [patent_app_country] => US [patent_app_date] => 1997-04-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 4974 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 57 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/910/05910921.pdf [firstpage_image] =>[orig_patent_app_number] => 838010 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3825043 [patent_doc_number] => 05812467 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-09-22 [patent_title] => 'Redundancy memory register' [patent_app_type] => 1 [patent_app_number] => 8/841903 [patent_app_country] => US [patent_app_date] => 1997-04-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 5864 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 267 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/812/05812467.pdf [firstpage_image] =>[orig_patent_app_number] => 841903 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3882994 [patent_doc_number] => 05838623 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-11-17 [patent_title] => 'Method for detecting redunded defective addresses in a memory device with redundancy' [patent_app_type] => 1 [patent_app_number] => 8/841904 [patent_app_country] => US [patent_app_date] => 1997-04-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 3596 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 236 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/838/05838623.pdf [firstpage_image] =>[orig_patent_app_number] => 841904 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4027011 [patent_doc_number] => 05880991 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-03-09 [patent_title] => 'Structure for low cost mixed memory integration, new NVRAM structure, and process for forming the mixed memory and NVRAM structure' [patent_app_type] => 1 [patent_app_number] => 8/824702 [patent_app_country] => US [patent_app_date] => 1997-04-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 29 [patent_no_of_words] => 6420 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 41 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/880/05880991.pdf [firstpage_image] =>[orig_patent_app_number] => 824702 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4005144 [patent_doc_number] => 05892723 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-04-06 [patent_title] => 'Potential difference transmission device and semiconductor memory device using the same' [patent_app_type] => 1 [patent_app_number] => 8/837207 [patent_app_country] => US [patent_app_date] => 1997-04-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 8 [patent_no_of_words] => 5551 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 162 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/892/05892723.pdf [firstpage_image] =>[orig_patent_app_number] => 837207 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4067399 [patent_doc_number] => 05864512 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-01-26 [patent_title] => 'High-speed video frame buffer using single port memory chips' [patent_app_type] => 1 [patent_app_number] => 8/832708 [patent_app_country] => US [patent_app_date] => 1997-04-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 22 [patent_no_of_words] => 15629 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 122 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/864/05864512.pdf [firstpage_image] =>[orig_patent_app_number] => 832708 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4073443 [patent_doc_number] => 05896338 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-04-20 [patent_title] => 'Input/output power supply detection scheme for flash memory' [patent_app_type] => 1 [patent_app_number] => 8/837001 [patent_app_country] => US [patent_app_date] => 1997-04-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 5596 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 57 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/896/05896338.pdf [firstpage_image] =>[orig_patent_app_number] => 837001 [rel_patent_id] =>[rel_patent_doc_number] =>)