Terrell W. Fears

Array ( [id] => 3891892 [patent_doc_number] => 05798975 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-08-25 [patent_title] => 'Restore function for memory cells using negative bitline-selection' [patent_app_type] => 1 [patent_app_number] => 8/782204 [patent_app_country] => US [patent_app_date] => 1997-01-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 9 [patent_no_of_words] => 5098 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 94 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/798/05798975.pdf [firstpage_image] =>[orig_patent_app_number] => 782204 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3900735 [patent_doc_number] => 05777927 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-07-07 [patent_title] => 'Semiconductor memory' [patent_app_type] => 1 [patent_app_number] => 8/779835 [patent_app_country] => US [patent_app_date] => 1997-01-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 32 [patent_no_of_words] => 18435 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 312 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/777/05777927.pdf [firstpage_image] =>[orig_patent_app_number] => 779835 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3697338 [patent_doc_number] => 05696728 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-12-09 [patent_title] => 'Negative voltage level shift circuit' [patent_app_type] => 1 [patent_app_number] => 8/778802 [patent_app_country] => US [patent_app_date] => 1997-01-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 2839 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 176 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/696/05696728.pdf [firstpage_image] =>[orig_patent_app_number] => 778802 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3752234 [patent_doc_number] => 05787045 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-07-28 [patent_title] => 'Internal address generator of semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 8/777206 [patent_app_country] => US [patent_app_date] => 1996-12-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 8273 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 328 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/787/05787045.pdf [firstpage_image] =>[orig_patent_app_number] => 777206 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3993767 [patent_doc_number] => 05910911 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-06-08 [patent_title] => 'Semiconductor memory and process of operating the same' [patent_app_type] => 1 [patent_app_number] => 8/774907 [patent_app_country] => US [patent_app_date] => 1996-12-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 38 [patent_no_of_words] => 11212 [patent_no_of_claims] => 45 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 71 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/910/05910911.pdf [firstpage_image] =>[orig_patent_app_number] => 774907 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3953493 [patent_doc_number] => 05973979 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-10-26 [patent_title] => 'Low supply voltage negative charge pump' [patent_app_type] => 1 [patent_app_number] => 8/774307 [patent_app_country] => US [patent_app_date] => 1996-12-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 10 [patent_no_of_words] => 5066 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 169 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/973/05973979.pdf [firstpage_image] =>[orig_patent_app_number] => 774307 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3898817 [patent_doc_number] => 05724290 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-03-03 [patent_title] => 'Method and programming device for detecting an error in a memory' [patent_app_type] => 1 [patent_app_number] => 8/774110 [patent_app_country] => US [patent_app_date] => 1996-12-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 2677 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 75 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/724/05724290.pdf [firstpage_image] =>[orig_patent_app_number] => 774110 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3892662 [patent_doc_number] => 05748554 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-05-05 [patent_title] => 'Memory and method for sensing sub-groups of memory elements' [patent_app_type] => 1 [patent_app_number] => 8/771303 [patent_app_country] => US [patent_app_date] => 1996-12-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 11 [patent_no_of_words] => 3730 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 114 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/748/05748554.pdf [firstpage_image] =>[orig_patent_app_number] => 771303 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3844426 [patent_doc_number] => 05761118 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-06-02 [patent_title] => 'Programming apparatus for analog storage media' [patent_app_type] => 1 [patent_app_number] => 8/768701 [patent_app_country] => US [patent_app_date] => 1996-12-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 1973 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 130 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/761/05761118.pdf [firstpage_image] =>[orig_patent_app_number] => 768701 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3738476 [patent_doc_number] => 05671179 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-09-23 [patent_title] => 'Low power pulse generator for smart voltage flash eeprom' [patent_app_type] => 1 [patent_app_number] => 8/764666 [patent_app_country] => US [patent_app_date] => 1996-12-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 28 [patent_figures_cnt] => 28 [patent_no_of_words] => 15253 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 165 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/671/05671179.pdf [firstpage_image] =>[orig_patent_app_number] => 764666 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3804555 [patent_doc_number] => 05726941 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-03-10 [patent_title] => 'Semiconductor integrated circuit' [patent_app_type] => 1 [patent_app_number] => 8/762903 [patent_app_country] => US [patent_app_date] => 1996-12-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 9 [patent_no_of_words] => 4553 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 144 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/726/05726941.pdf [firstpage_image] =>[orig_patent_app_number] => 762903 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3775090 [patent_doc_number] => 05844854 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-12-01 [patent_title] => 'Programmable logic device with two dimensional memory addressing' [patent_app_type] => 1 [patent_app_number] => 8/759304 [patent_app_country] => US [patent_app_date] => 1996-12-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 9923 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 79 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/844/05844854.pdf [firstpage_image] =>[orig_patent_app_number] => 759304 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3707019 [patent_doc_number] => 05677891 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-10-14 [patent_title] => 'Circuitry and method that allows for external control of a data security device' [patent_app_type] => 1 [patent_app_number] => 8/756565 [patent_app_country] => US [patent_app_date] => 1996-11-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2954 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 145 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/677/05677891.pdf [firstpage_image] =>[orig_patent_app_number] => 756565 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3853888 [patent_doc_number] => 05745418 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-04-28 [patent_title] => 'Flash memory mass storage system' [patent_app_type] => 1 [patent_app_number] => 8/756304 [patent_app_country] => US [patent_app_date] => 1996-11-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 20 [patent_no_of_words] => 9297 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 105 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/745/05745418.pdf [firstpage_image] =>[orig_patent_app_number] => 756304 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3853624 [patent_doc_number] => 05745402 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-04-28 [patent_title] => 'Ferroelectric non-volatile memory' [patent_app_type] => 1 [patent_app_number] => 8/755403 [patent_app_country] => US [patent_app_date] => 1996-11-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 12 [patent_no_of_words] => 8779 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 357 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/745/05745402.pdf [firstpage_image] =>[orig_patent_app_number] => 755403 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3843915 [patent_doc_number] => 05740118 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-04-14 [patent_title] => 'Semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 8/754805 [patent_app_country] => US [patent_app_date] => 1996-11-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 3948 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 99 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/740/05740118.pdf [firstpage_image] =>[orig_patent_app_number] => 754805 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3898843 [patent_doc_number] => 05724291 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-03-03 [patent_title] => 'Semiconductor memory device with reduced chip area' [patent_app_type] => 1 [patent_app_number] => 8/754410 [patent_app_country] => US [patent_app_date] => 1996-11-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 15 [patent_no_of_words] => 7746 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 145 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/724/05724291.pdf [firstpage_image] =>[orig_patent_app_number] => 754410 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3947143 [patent_doc_number] => 05940327 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-08-17 [patent_title] => 'Information transmission system' [patent_app_type] => 1 [patent_app_number] => 8/751370 [patent_app_country] => US [patent_app_date] => 1996-11-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 9 [patent_no_of_words] => 5423 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 194 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/940/05940327.pdf [firstpage_image] =>[orig_patent_app_number] => 751370 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3756801 [patent_doc_number] => 05717638 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-02-10 [patent_title] => 'Multi-port memory cells and memory with parallel data initialization' [patent_app_type] => 1 [patent_app_number] => 8/751910 [patent_app_country] => US [patent_app_date] => 1996-11-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2444 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 147 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/717/05717638.pdf [firstpage_image] =>[orig_patent_app_number] => 751910 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3899052 [patent_doc_number] => 05724304 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-03-03 [patent_title] => 'Repeater with threshold modulation' [patent_app_type] => 1 [patent_app_number] => 8/749409 [patent_app_country] => US [patent_app_date] => 1996-11-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 2840 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 48 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/724/05724304.pdf [firstpage_image] =>[orig_patent_app_number] => 749409 [rel_patent_id] =>[rel_patent_doc_number] =>)