Terrell W. Fears

Array ( [id] => 4318100 [patent_doc_number] => 06252804 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-06-26 [patent_title] => 'Semiconductor integrated circuit, and method of controlling same' [patent_app_type] => 1 [patent_app_number] => 9/629619 [patent_app_country] => US [patent_app_date] => 2000-07-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 27 [patent_figures_cnt] => 27 [patent_no_of_words] => 12510 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 99 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/252/06252804.pdf [firstpage_image] =>[orig_patent_app_number] => 629619 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4341911 [patent_doc_number] => 06320794 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-11-20 [patent_title] => 'Late-write type semiconductor memory device with multi-channel data output multiplexer' [patent_app_type] => 1 [patent_app_number] => 9/614823 [patent_app_country] => US [patent_app_date] => 2000-07-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 6726 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 98 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/320/06320794.pdf [firstpage_image] =>[orig_patent_app_number] => 614823 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4393098 [patent_doc_number] => 06304481 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-10-16 [patent_title] => 'Method and apparatus for storing data using spin-polarized electrons' [patent_app_type] => 1 [patent_app_number] => 9/612221 [patent_app_country] => US [patent_app_date] => 2000-07-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 18 [patent_no_of_words] => 8267 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 137 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/304/06304481.pdf [firstpage_image] =>[orig_patent_app_number] => 612221 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1463751 [patent_doc_number] => 06392936 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-05-21 [patent_title] => 'Method and apparatus for generating from a single supply line voltages internal to a flash memory with reduced settling times' [patent_app_type] => B1 [patent_app_number] => 09/608239 [patent_app_country] => US [patent_app_date] => 2000-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 2905 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 88 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/392/06392936.pdf [firstpage_image] =>[orig_patent_app_number] => 09608239 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4345092 [patent_doc_number] => 06314050 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-11-06 [patent_title] => 'Data strobe buffer in SDRAM' [patent_app_type] => 1 [patent_app_number] => 9/609323 [patent_app_country] => US [patent_app_date] => 2000-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2262 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 96 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/314/06314050.pdf [firstpage_image] =>[orig_patent_app_number] => 609323 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4331378 [patent_doc_number] => 06249471 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-06-19 [patent_title] => 'Fast full signal differential output path circuit for high-speed memory' [patent_app_type] => 1 [patent_app_number] => 9/605221 [patent_app_country] => US [patent_app_date] => 2000-06-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 6056 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 247 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/249/06249471.pdf [firstpage_image] =>[orig_patent_app_number] => 605221 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4317620 [patent_doc_number] => 06327179 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-12-04 [patent_title] => 'Semiconductor memory device and method for producing same' [patent_app_type] => 1 [patent_app_number] => 9/604815 [patent_app_country] => US [patent_app_date] => 2000-06-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 4075 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 181 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/327/06327179.pdf [firstpage_image] =>[orig_patent_app_number] => 604815 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4373804 [patent_doc_number] => 06256223 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-07-03 [patent_title] => 'Current-induced magnetic switching device and memory including the same' [patent_app_type] => 1 [patent_app_number] => 9/597223 [patent_app_country] => US [patent_app_date] => 2000-06-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 10 [patent_no_of_words] => 5640 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 34 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/256/06256223.pdf [firstpage_image] =>[orig_patent_app_number] => 597223 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4273174 [patent_doc_number] => 06259623 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-07-10 [patent_title] => 'Static random access memory (SRAM) circuit' [patent_app_type] => 1 [patent_app_number] => 9/595619 [patent_app_country] => US [patent_app_date] => 2000-06-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 5712 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 86 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/259/06259623.pdf [firstpage_image] =>[orig_patent_app_number] => 595619 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1437682 [patent_doc_number] => 06356486 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-03-12 [patent_title] => 'Electrically alterable non-volatile memory with n-bits per cell' [patent_app_type] => B1 [patent_app_number] => 09/586967 [patent_app_country] => US [patent_app_date] => 2000-06-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 7203 [patent_no_of_claims] => 162 [patent_no_of_ind_claims] => 19 [patent_words_short_claim] => 48 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/356/06356486.pdf [firstpage_image] =>[orig_patent_app_number] => 09586967 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4273540 [patent_doc_number] => 06259647 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-07-10 [patent_title] => 'Synchronous semiconductor memory device allowing easy and fast test' [patent_app_type] => 1 [patent_app_number] => 9/587271 [patent_app_country] => US [patent_app_date] => 2000-06-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 67 [patent_figures_cnt] => 70 [patent_no_of_words] => 30382 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 125 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/259/06259647.pdf [firstpage_image] =>[orig_patent_app_number] => 587271 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4393856 [patent_doc_number] => 06295234 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-09-25 [patent_title] => 'Sequencer based serial port' [patent_app_type] => 1 [patent_app_number] => 9/584513 [patent_app_country] => US [patent_app_date] => 2000-05-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 12 [patent_no_of_words] => 7855 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 87 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/295/06295234.pdf [firstpage_image] =>[orig_patent_app_number] => 584513 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4351564 [patent_doc_number] => RE037409 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-10-16 [patent_title] => 'Memory and method for sensing sub-groups of memory elements' [patent_app_type] => 2 [patent_app_number] => 9/559836 [patent_app_country] => US [patent_app_date] => 2000-04-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 11 [patent_no_of_words] => 4243 [patent_no_of_claims] => 65 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 68 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/RE/037/RE037409.pdf [firstpage_image] =>[orig_patent_app_number] => 559836 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4287040 [patent_doc_number] => 06324119 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-11-27 [patent_title] => 'Data input circuit of semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 9/557619 [patent_app_country] => US [patent_app_date] => 2000-04-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 13 [patent_no_of_words] => 6009 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 51 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/324/06324119.pdf [firstpage_image] =>[orig_patent_app_number] => 557619 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4380994 [patent_doc_number] => 06275427 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-08-14 [patent_title] => 'Stability test for silicon on insulator SRAM memory cells utilizing disturb operations to stress memory cells under test' [patent_app_type] => 1 [patent_app_number] => 9/552119 [patent_app_country] => US [patent_app_date] => 2000-04-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 4382 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 104 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/275/06275427.pdf [firstpage_image] =>[orig_patent_app_number] => 552119 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4380938 [patent_doc_number] => 06275423 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-08-14 [patent_title] => 'Semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 9/549715 [patent_app_country] => US [patent_app_date] => 2000-04-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 11 [patent_no_of_words] => 9198 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 124 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/275/06275423.pdf [firstpage_image] =>[orig_patent_app_number] => 549715 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4331555 [patent_doc_number] => 06249483 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-06-19 [patent_title] => 'Semiconductor memory device having a circuit for latching data from a data line of a data output path and a related data latching method' [patent_app_type] => 1 [patent_app_number] => 9/548017 [patent_app_country] => US [patent_app_date] => 2000-04-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 12 [patent_no_of_words] => 6219 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 98 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/249/06249483.pdf [firstpage_image] =>[orig_patent_app_number] => 548017 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4302263 [patent_doc_number] => 06212089 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-04-03 [patent_title] => 'Semiconductor memory device and defect remedying method thereof' [patent_app_type] => 1 [patent_app_number] => 9/547917 [patent_app_country] => US [patent_app_date] => 2000-04-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 117 [patent_figures_cnt] => 162 [patent_no_of_words] => 50434 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 116 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/212/06212089.pdf [firstpage_image] =>[orig_patent_app_number] => 547917 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4326454 [patent_doc_number] => 06317377 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-11-13 [patent_title] => 'Semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 9/546915 [patent_app_country] => US [patent_app_date] => 2000-04-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 16 [patent_no_of_words] => 14393 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 196 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/317/06317377.pdf [firstpage_image] =>[orig_patent_app_number] => 546915 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4197181 [patent_doc_number] => 06160748 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-12-12 [patent_title] => 'Apparatus and method for maintaining bit line charge state during a read operation' [patent_app_type] => 1 [patent_app_number] => 9/545615 [patent_app_country] => US [patent_app_date] => 2000-04-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 3682 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 93 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/160/06160748.pdf [firstpage_image] =>[orig_patent_app_number] => 545615 [rel_patent_id] =>[rel_patent_doc_number] =>)