Terrell W. Fears

Array ( [id] => 4283167 [patent_doc_number] => 06307782 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-10-23 [patent_title] => 'Process for operating a semiconductor device' [patent_app_type] => 1 [patent_app_number] => 9/542017 [patent_app_country] => US [patent_app_date] => 2000-04-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 3669 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 112 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/307/06307782.pdf [firstpage_image] =>[orig_patent_app_number] => 542017 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4363390 [patent_doc_number] => 06215690 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-04-10 [patent_title] => 'Semiconductor memory devices having shared data line contacts' [patent_app_type] => 1 [patent_app_number] => 9/536963 [patent_app_country] => US [patent_app_date] => 2000-03-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 2688 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 64 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/215/06215690.pdf [firstpage_image] =>[orig_patent_app_number] => 536963 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4284951 [patent_doc_number] => 06246620 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-06-12 [patent_title] => 'Semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 9/533759 [patent_app_country] => US [patent_app_date] => 2000-03-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 38 [patent_figures_cnt] => 48 [patent_no_of_words] => 19188 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 44 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/246/06246620.pdf [firstpage_image] =>[orig_patent_app_number] => 533759 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4367960 [patent_doc_number] => 06201742 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-03-13 [patent_title] => 'Circuit that prevents illegal transformation of data in a non-volatile memory and a method for the same' [patent_app_type] => 1 [patent_app_number] => 9/534313 [patent_app_country] => US [patent_app_date] => 2000-03-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 20 [patent_no_of_words] => 12088 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 203 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/201/06201742.pdf [firstpage_image] =>[orig_patent_app_number] => 534313 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4425573 [patent_doc_number] => 06178126 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-01-23 [patent_title] => 'Memory and system configuration for programming a redundancy address in an electric system' [patent_app_type] => 1 [patent_app_number] => 9/534423 [patent_app_country] => US [patent_app_date] => 2000-03-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 14 [patent_no_of_words] => 8188 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 104 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/178/06178126.pdf [firstpage_image] =>[orig_patent_app_number] => 534423 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4283059 [patent_doc_number] => 06307774 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-10-23 [patent_title] => 'Magnetoelectronic memory array' [patent_app_type] => 1 [patent_app_number] => 9/532413 [patent_app_country] => US [patent_app_date] => 2000-03-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4450 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 102 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/307/06307774.pdf [firstpage_image] =>[orig_patent_app_number] => 532413 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4420060 [patent_doc_number] => 06229743 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-05-08 [patent_title] => 'Method of a reassign block processing time determination test for storage device' [patent_app_type] => 1 [patent_app_number] => 9/528717 [patent_app_country] => US [patent_app_date] => 2000-03-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 4339 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 72 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/229/06229743.pdf [firstpage_image] =>[orig_patent_app_number] => 528717 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4366777 [patent_doc_number] => 06292393 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-09-18 [patent_title] => 'Method for extracting substrate coupling coefficient of a flash memory' [patent_app_type] => 1 [patent_app_number] => 9/531197 [patent_app_country] => US [patent_app_date] => 2000-03-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 2 [patent_no_of_words] => 1892 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 257 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/292/06292393.pdf [firstpage_image] =>[orig_patent_app_number] => 531197 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4305265 [patent_doc_number] => 06236609 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-05-22 [patent_title] => 'Nonvolatile semiconductor memory' [patent_app_type] => 1 [patent_app_number] => 9/527513 [patent_app_country] => US [patent_app_date] => 2000-03-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 25 [patent_figures_cnt] => 37 [patent_no_of_words] => 19113 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 101 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/236/06236609.pdf [firstpage_image] =>[orig_patent_app_number] => 527513 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4418675 [patent_doc_number] => 06240013 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-05-29 [patent_title] => 'Data holding apparatus' [patent_app_type] => 1 [patent_app_number] => 9/527113 [patent_app_country] => US [patent_app_date] => 2000-03-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 30 [patent_figures_cnt] => 30 [patent_no_of_words] => 15273 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 137 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/240/06240013.pdf [firstpage_image] =>[orig_patent_app_number] => 527113 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4302703 [patent_doc_number] => 06212116 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-04-03 [patent_title] => 'Semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 9/525913 [patent_app_country] => US [patent_app_date] => 2000-03-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 13 [patent_no_of_words] => 4511 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 86 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/212/06212116.pdf [firstpage_image] =>[orig_patent_app_number] => 525913 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4417378 [patent_doc_number] => 06172906 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-01-09 [patent_title] => 'Increasing the memory performance of flash memory devices by writing sectors simultaneously to multiple flash memory devices' [patent_app_type] => 1 [patent_app_number] => 9/521419 [patent_app_country] => US [patent_app_date] => 2000-03-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 20 [patent_no_of_words] => 13128 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 212 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/172/06172906.pdf [firstpage_image] =>[orig_patent_app_number] => 521419 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4372498 [patent_doc_number] => 06191989 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-02-20 [patent_title] => 'Current sensing amplifier' [patent_app_type] => 1 [patent_app_number] => 9/520668 [patent_app_country] => US [patent_app_date] => 2000-03-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 14 [patent_no_of_words] => 10224 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 133 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/191/06191989.pdf [firstpage_image] =>[orig_patent_app_number] => 520668 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4368165 [patent_doc_number] => 06201756 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-03-13 [patent_title] => 'Semiconductor memory device and write data masking method thereof' [patent_app_type] => 1 [patent_app_number] => 9/518313 [patent_app_country] => US [patent_app_date] => 2000-03-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4899 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 226 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/201/06201756.pdf [firstpage_image] =>[orig_patent_app_number] => 518313 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4316938 [patent_doc_number] => 06188612 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-02-13 [patent_title] => 'Semiconductor memory' [patent_app_type] => 1 [patent_app_number] => 9/502121 [patent_app_country] => US [patent_app_date] => 2000-02-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 3954 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 204 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/188/06188612.pdf [firstpage_image] =>[orig_patent_app_number] => 502121 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4261453 [patent_doc_number] => 06137709 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-10-24 [patent_title] => 'Small outline memory module' [patent_app_type] => 1 [patent_app_number] => 9/499084 [patent_app_country] => US [patent_app_date] => 2000-02-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 9 [patent_no_of_words] => 2554 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 27 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/137/06137709.pdf [firstpage_image] =>[orig_patent_app_number] => 499084 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4309147 [patent_doc_number] => 06198664 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-03-06 [patent_title] => 'APDE scheme for flash memory application' [patent_app_type] => 1 [patent_app_number] => 9/495215 [patent_app_country] => US [patent_app_date] => 2000-01-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 4374 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 194 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/198/06198664.pdf [firstpage_image] =>[orig_patent_app_number] => 495215 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4327783 [patent_doc_number] => 06243321 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-06-05 [patent_title] => 'Electrically alterable non-volatile memory with n-bits per cell' [patent_app_type] => 1 [patent_app_number] => 9/493138 [patent_app_country] => US [patent_app_date] => 2000-01-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 20 [patent_no_of_words] => 7036 [patent_no_of_claims] => 128 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 332 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/243/06243321.pdf [firstpage_image] =>[orig_patent_app_number] => 493138 [rel_patent_id] =>[rel_patent_doc_number] =>)