
Terri L. Filosi
Examiner (ID: 5593, Phone: (571)270-1988 , Office: P/2143 )
| Most Active Art Unit | 3644 |
| Art Unit(s) | 2143, 3762, 3644, 2178 |
| Total Applications | 473 |
| Issued Applications | 279 |
| Pending Applications | 39 |
| Abandoned Applications | 165 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 10794848
[patent_doc_number] => 20160141005
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-05-19
[patent_title] => 'SEMICONDUCTOR INTEGRATED CIRCUIT AND METHOD OF DRIVING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 14/680827
[patent_app_country] => US
[patent_app_date] => 2015-04-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5961
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14680827
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/680827 | Semiconductor integrated circuit and method of driving the same | Apr 6, 2015 | Issued |
Array
(
[id] => 11096271
[patent_doc_number] => 20160293241
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-10-06
[patent_title] => 'NONVOLATILE MEMORY INTERFACE FOR METADATA SHADOWING'
[patent_app_type] => utility
[patent_app_number] => 14/676292
[patent_app_country] => US
[patent_app_date] => 2015-04-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 5050
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14676292
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/676292 | Nonvolatile memory interface for metadata shadowing | Mar 31, 2015 | Issued |
Array
(
[id] => 11279567
[patent_doc_number] => 09496048
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-11-15
[patent_title] => 'Differential one-time-programmable (OTP) memory array'
[patent_app_type] => utility
[patent_app_number] => 14/656699
[patent_app_country] => US
[patent_app_date] => 2015-03-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 13
[patent_no_of_words] => 7054
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14656699
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/656699 | Differential one-time-programmable (OTP) memory array | Mar 11, 2015 | Issued |
Array
(
[id] => 11070996
[patent_doc_number] => 20160267959
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-09-15
[patent_title] => 'WRITE DRIVER CIRCUITS FOR RESISTIVE RANDOM ACCESS MEMORY (RAM) ARRAYS'
[patent_app_type] => utility
[patent_app_number] => 14/644631
[patent_app_country] => US
[patent_app_date] => 2015-03-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 9591
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14644631
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/644631 | Write driver circuits for resistive random access memory (RAM) arrays | Mar 10, 2015 | Issued |
Array
(
[id] => 10725419
[patent_doc_number] => 20160071567
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-03-10
[patent_title] => 'RESISTANCE CHANGE MEMORY'
[patent_app_type] => utility
[patent_app_number] => 14/644148
[patent_app_country] => US
[patent_app_date] => 2015-03-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 7433
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14644148
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/644148 | Resistance change memory | Mar 9, 2015 | Issued |
Array
(
[id] => 10673826
[patent_doc_number] => 20160019971
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-01-21
[patent_title] => 'NONVOLATILE SEMICONDUCTOR MEMORY DEVICE AND METHOD OF CONTROLLING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 14/640563
[patent_app_country] => US
[patent_app_date] => 2015-03-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 13518
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14640563
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/640563 | NONVOLATILE SEMICONDUCTOR MEMORY DEVICE AND METHOD OF CONTROLLING THE SAME | Mar 5, 2015 | Abandoned |
Array
(
[id] => 11725290
[patent_doc_number] => 09698156
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-07-04
[patent_title] => 'Vertical thin-channel memory'
[patent_app_type] => utility
[patent_app_number] => 14/637187
[patent_app_country] => US
[patent_app_date] => 2015-03-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 35
[patent_figures_cnt] => 37
[patent_no_of_words] => 17984
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14637187
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/637187 | Vertical thin-channel memory | Mar 2, 2015 | Issued |
Array
(
[id] => 10673814
[patent_doc_number] => 20160019959
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-01-21
[patent_title] => 'NONVOLATILE MEMORY DEVICE AND METHOD OF CONTROLLING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 14/635448
[patent_app_country] => US
[patent_app_date] => 2015-03-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 10844
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14635448
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/635448 | Nonvolatile memory device and method of controlling the same | Mar 1, 2015 | Issued |
Array
(
[id] => 10732809
[patent_doc_number] => 20160078959
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-03-17
[patent_title] => 'NON-VOLATILE SEMICONDUCTOR MEMORY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/634701
[patent_app_country] => US
[patent_app_date] => 2015-02-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 12208
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14634701
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/634701 | NON-VOLATILE SEMICONDUCTOR MEMORY DEVICE | Feb 26, 2015 | Abandoned |
Array
(
[id] => 10463602
[patent_doc_number] => 20150348617
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-12-03
[patent_title] => 'HIGHLY COMPACT NON-VOLATILE MEMORY AND METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 14/622565
[patent_app_country] => US
[patent_app_date] => 2015-02-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 23
[patent_no_of_words] => 13224
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14622565
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/622565 | HIGHLY COMPACT NON-VOLATILE MEMORY AND METHOD THEREOF | Feb 12, 2015 | Abandoned |
Array
(
[id] => 11035996
[patent_doc_number] => 20160232951
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-08-11
[patent_title] => 'COMPUTE MEMORY'
[patent_app_type] => utility
[patent_app_number] => 14/614743
[patent_app_country] => US
[patent_app_date] => 2015-02-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 7327
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14614743
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/614743 | Compute memory | Feb 4, 2015 | Issued |
Array
(
[id] => 11259166
[patent_doc_number] => 09484069
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-11-01
[patent_title] => 'Auxiliary power supply devices and nonvolatile memory systems including the same'
[patent_app_type] => utility
[patent_app_number] => 14/611763
[patent_app_country] => US
[patent_app_date] => 2015-02-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 8252
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14611763
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/611763 | Auxiliary power supply devices and nonvolatile memory systems including the same | Feb 1, 2015 | Issued |
Array
(
[id] => 10645427
[patent_doc_number] => 09362302
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2016-06-07
[patent_title] => 'Source line formation in 3D vertical channel and memory'
[patent_app_type] => utility
[patent_app_number] => 14/608053
[patent_app_country] => US
[patent_app_date] => 2015-01-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 35
[patent_figures_cnt] => 35
[patent_no_of_words] => 6039
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14608053
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/608053 | Source line formation in 3D vertical channel and memory | Jan 27, 2015 | Issued |
Array
(
[id] => 11273014
[patent_doc_number] => 20160335560
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-11-17
[patent_title] => 'CONSTRUCTING AND PROGRAMMING QUANTUM HARDWARE FOR ROBUST QUANTUM ANNEALING PROCESSES'
[patent_app_type] => utility
[patent_app_number] => 15/109614
[patent_app_country] => US
[patent_app_date] => 2014-12-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 6623
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15109614
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/109614 | Constructing and programming quantum hardware for robust quantum annealing processes | Dec 30, 2014 | Issued |
Array
(
[id] => 11775847
[patent_doc_number] => 09384791
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2016-07-05
[patent_title] => 'Apparatus and method for sense amplifier offset cancellation'
[patent_app_type] => utility
[patent_app_number] => 14/586549
[patent_app_country] => US
[patent_app_date] => 2014-12-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3332
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14586549
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/586549 | Apparatus and method for sense amplifier offset cancellation | Dec 29, 2014 | Issued |
Array
(
[id] => 10631294
[patent_doc_number] => 09349448
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-05-24
[patent_title] => 'Operating a resistive array'
[patent_app_type] => utility
[patent_app_number] => 14/576909
[patent_app_country] => US
[patent_app_date] => 2014-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 10
[patent_no_of_words] => 7495
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14576909
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/576909 | Operating a resistive array | Dec 18, 2014 | Issued |
Array
(
[id] => 10213288
[patent_doc_number] => 20150098280
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-04-09
[patent_title] => 'TRACKING BIT CELL'
[patent_app_type] => utility
[patent_app_number] => 14/570259
[patent_app_country] => US
[patent_app_date] => 2014-12-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 7531
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14570259
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/570259 | Tracking bit cell | Dec 14, 2014 | Issued |
Array
(
[id] => 10708245
[patent_doc_number] => 20160054392
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-02-25
[patent_title] => 'APPARATUS AND METHOD FOR ESTIMATING STATE OF HEALTH OF BATTERY'
[patent_app_type] => utility
[patent_app_number] => 14/779825
[patent_app_country] => US
[patent_app_date] => 2014-12-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4056
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14779825
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/779825 | APPARATUS AND METHOD FOR ESTIMATING STATE OF HEALTH OF BATTERY | Dec 4, 2014 | Abandoned |
Array
(
[id] => 10752911
[patent_doc_number] => 20160099062
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-04-07
[patent_title] => 'DATA WRITING METHOD, MEMORY STORAGE DEVICE AND MEMORY CONTROL CIRCUIT UNIT'
[patent_app_type] => utility
[patent_app_number] => 14/556255
[patent_app_country] => US
[patent_app_date] => 2014-12-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 11664
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14556255
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/556255 | Data writing method, memory storage device and memory control circuit unit | Nov 30, 2014 | Issued |
Array
(
[id] => 9929874
[patent_doc_number] => 20150078066
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-03-19
[patent_title] => 'SEMICONDUCTOR MEMORY DEVICE AND DRIVING METHOD OF SEMICONDUCTOR MEMORY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/552556
[patent_app_country] => US
[patent_app_date] => 2014-11-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 12100
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14552556
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/552556 | SEMICONDUCTOR MEMORY DEVICE AND DRIVING METHOD OF SEMICONDUCTOR MEMORY DEVICE | Nov 24, 2014 | Abandoned |