
Terry C. Chau
Examiner (ID: 19067, Phone: (571)270-5926 , Office: P/3655 )
| Most Active Art Unit | 3655 |
| Art Unit(s) | 3655, 3657 |
| Total Applications | 333 |
| Issued Applications | 167 |
| Pending Applications | 1 |
| Abandoned Applications | 166 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19231200
[patent_doc_number] => 12010852
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-06-11
[patent_title] => Three-dimensional semiconductor memory device
[patent_app_type] => utility
[patent_app_number] => 17/236053
[patent_app_country] => US
[patent_app_date] => 2021-04-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 5725
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 160
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17236053
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/236053 | Three-dimensional semiconductor memory device | Apr 20, 2021 | Issued |
Array
(
[id] => 19487404
[patent_doc_number] => 12107130
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-10-01
[patent_title] => Semiconductor device having semiconductor device elements in a semiconductor layer
[patent_app_type] => utility
[patent_app_number] => 17/235989
[patent_app_country] => US
[patent_app_date] => 2021-04-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 12
[patent_no_of_words] => 4330
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 202
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17235989
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/235989 | Semiconductor device having semiconductor device elements in a semiconductor layer | Apr 20, 2021 | Issued |
Array
(
[id] => 17949660
[patent_doc_number] => 20220336679
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-20
[patent_title] => SEMICONDUCTOR STRUCTURE WITH BARRIER AND METHOD FOR MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/233941
[patent_app_country] => US
[patent_app_date] => 2021-04-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9037
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 49
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17233941
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/233941 | Semiconductor structure with barrier and method for manufacturing the same | Apr 18, 2021 | Issued |
Array
(
[id] => 19812329
[patent_doc_number] => 12243742
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-03-04
[patent_title] => Method for processing a substrate
[patent_app_type] => utility
[patent_app_number] => 17/233382
[patent_app_country] => US
[patent_app_date] => 2021-04-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 15
[patent_no_of_words] => 3959
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 153
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17233382
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/233382 | Method for processing a substrate | Apr 15, 2021 | Issued |
Array
(
[id] => 19358371
[patent_doc_number] => 12058854
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-08-06
[patent_title] => Three-dimensional memory device with isolated source strips and method of making the same
[patent_app_type] => utility
[patent_app_number] => 17/232209
[patent_app_country] => US
[patent_app_date] => 2021-04-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 36
[patent_figures_cnt] => 42
[patent_no_of_words] => 13725
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 228
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17232209
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/232209 | Three-dimensional memory device with isolated source strips and method of making the same | Apr 15, 2021 | Issued |
Array
(
[id] => 19081026
[patent_doc_number] => 11950419
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-04-02
[patent_title] => Three-dimensional memory devices and methods for forming the same
[patent_app_type] => utility
[patent_app_number] => 17/231966
[patent_app_country] => US
[patent_app_date] => 2021-04-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 12
[patent_no_of_words] => 10996
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17231966
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/231966 | Three-dimensional memory devices and methods for forming the same | Apr 14, 2021 | Issued |
Array
(
[id] => 19185263
[patent_doc_number] => 11991881
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-05-21
[patent_title] => Three-dimensional memory device with off-center or reverse slope staircase regions and methods for forming the same
[patent_app_type] => utility
[patent_app_number] => 17/226321
[patent_app_country] => US
[patent_app_date] => 2021-04-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 40
[patent_figures_cnt] => 43
[patent_no_of_words] => 22887
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 541
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17226321
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/226321 | Three-dimensional memory device with off-center or reverse slope staircase regions and methods for forming the same | Apr 8, 2021 | Issued |
Array
(
[id] => 17203478
[patent_doc_number] => 20210343573
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-11-04
[patent_title] => ELECTRONIC COMPONENT, METHOD OF MANUFACTURING ELECTRONIC COMPONENT, AND ELECTRONIC COMPONENT PACKAGE
[patent_app_type] => utility
[patent_app_number] => 17/224480
[patent_app_country] => US
[patent_app_date] => 2021-04-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9374
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 57
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17224480
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/224480 | ELECTRONIC COMPONENT, METHOD OF MANUFACTURING ELECTRONIC COMPONENT, AND ELECTRONIC COMPONENT PACKAGE | Apr 6, 2021 | Abandoned |
Array
(
[id] => 19414759
[patent_doc_number] => 12080596
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-09-03
[patent_title] => Semiconductor structure and forming method thereof
[patent_app_type] => utility
[patent_app_number] => 17/223253
[patent_app_country] => US
[patent_app_date] => 2021-04-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 23
[patent_no_of_words] => 15098
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 311
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17223253
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/223253 | Semiconductor structure and forming method thereof | Apr 5, 2021 | Issued |
Array
(
[id] => 18745659
[patent_doc_number] => 20230354653
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-02
[patent_title] => DISPLAY PANEL, DISPLAY DEVICE, AND METHOD FOR MANUFACTURING A DISPLAY PANEL
[patent_app_type] => utility
[patent_app_number] => 17/636655
[patent_app_country] => US
[patent_app_date] => 2021-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10258
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17636655
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/636655 | Display panel, display device, and method for manufacturing a display panel | Mar 30, 2021 | Issued |
Array
(
[id] => 19079431
[patent_doc_number] => 11948807
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-04-02
[patent_title] => Feature selection through solder-ball population
[patent_app_type] => utility
[patent_app_number] => 17/216932
[patent_app_country] => US
[patent_app_date] => 2021-03-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 11
[patent_no_of_words] => 9443
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17216932
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/216932 | Feature selection through solder-ball population | Mar 29, 2021 | Issued |
Array
(
[id] => 19330453
[patent_doc_number] => 12048153
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-07-23
[patent_title] => Vertical memory devices
[patent_app_type] => utility
[patent_app_number] => 17/213448
[patent_app_country] => US
[patent_app_date] => 2021-03-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 26
[patent_no_of_words] => 17180
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 153
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17213448
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/213448 | Vertical memory devices | Mar 25, 2021 | Issued |
Array
(
[id] => 17444018
[patent_doc_number] => 20220064523
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-03-03
[patent_title] => QUANTUM DOT LIGHT EMITTING DIODE, MANUFACTURING METHOD THEREOF, AND DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/214114
[patent_app_country] => US
[patent_app_date] => 2021-03-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6567
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17214114
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/214114 | Quantum dot light emitting diode, manufacturing method thereof, and display device | Mar 25, 2021 | Issued |
Array
(
[id] => 18991104
[patent_doc_number] => 20240063073
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-02-22
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/260282
[patent_app_country] => US
[patent_app_date] => 2021-03-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7037
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 119
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18260282
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/260282 | SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE | Mar 24, 2021 | Pending |
Array
(
[id] => 19705057
[patent_doc_number] => 12199104
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-01-14
[patent_title] => Analog circuit and semiconductor device
[patent_app_type] => utility
[patent_app_number] => 17/206906
[patent_app_country] => US
[patent_app_date] => 2021-03-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 55
[patent_no_of_words] => 40728
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 273
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17206906
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/206906 | Analog circuit and semiconductor device | Mar 18, 2021 | Issued |
Array
(
[id] => 16935030
[patent_doc_number] => 20210200919
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-07-01
[patent_title] => SYSTEM AND METHOD FOR BUILDING COOLING OPTIMIZATION USING PERIODIC BUILDING FUEL CONSUMPTION WITH THE AID OF A DIGITAL COMPUTER
[patent_app_type] => utility
[patent_app_number] => 17/200027
[patent_app_country] => US
[patent_app_date] => 2021-03-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16436
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 119
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17200027
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/200027 | System and method for building cooling optimization using periodic building fuel consumption with the aid of a digital computer | Mar 11, 2021 | Issued |
Array
(
[id] => 19842727
[patent_doc_number] => 12255127
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-03-18
[patent_title] => Semiconductor device and method for manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 17/190261
[patent_app_country] => US
[patent_app_date] => 2021-03-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 19
[patent_no_of_words] => 9483
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 503
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17190261
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/190261 | Semiconductor device and method for manufacturing the same | Mar 1, 2021 | Issued |
Array
(
[id] => 18759962
[patent_doc_number] => 11811003
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-11-07
[patent_title] => Transparent electrode-equipped substrate and production method therefor
[patent_app_type] => utility
[patent_app_number] => 17/162642
[patent_app_country] => US
[patent_app_date] => 2021-01-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 12045
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17162642
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/162642 | Transparent electrode-equipped substrate and production method therefor | Jan 28, 2021 | Issued |
Array
(
[id] => 17599488
[patent_doc_number] => 20220149062
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-05-12
[patent_title] => THREE-DIMENSIONAL NAND MEMORY DEVICE WITH NOVEL DUMMY CHANNEL STRUCTURES
[patent_app_type] => utility
[patent_app_number] => 17/159207
[patent_app_country] => US
[patent_app_date] => 2021-01-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6902
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17159207
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/159207 | THREE-DIMENSIONAL NAND MEMORY DEVICE WITH NOVEL DUMMY CHANNEL STRUCTURES | Jan 26, 2021 | Abandoned |
Array
(
[id] => 20566090
[patent_doc_number] => 12568717
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-03-03
[patent_title] => Red LED and method of manufacture
[patent_app_type] => utility
[patent_app_number] => 17/759252
[patent_app_country] => US
[patent_app_date] => 2021-01-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 18
[patent_no_of_words] => 3288
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 67
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17759252
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/759252 | Red LED and method of manufacture | Jan 21, 2021 | Issued |