
Terry D. Cunningham
Examiner (ID: 1940)
| Most Active Art Unit | 2816 |
| Art Unit(s) | 2816, 2504 |
| Total Applications | 1191 |
| Issued Applications | 935 |
| Pending Applications | 36 |
| Abandoned Applications | 220 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 6879285
[patent_doc_number] => 20010030570
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2001-10-18
[patent_title] => 'Antifuse circuit being programmable by using no connection pin'
[patent_app_type] => new
[patent_app_number] => 09/737854
[patent_app_country] => US
[patent_app_date] => 2000-12-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2414
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 152
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0030/20010030570.pdf
[firstpage_image] =>[orig_patent_app_number] => 09737854
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/737854 | Antifuse circuit being programmable by using no connection pin | Dec 17, 2000 | Issued |
Array
(
[id] => 1516634
[patent_doc_number] => 06420926
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2002-07-16
[patent_title] => 'CMOS technology voltage booster'
[patent_app_type] => B2
[patent_app_number] => 09/738890
[patent_app_country] => US
[patent_app_date] => 2000-12-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 10
[patent_no_of_words] => 3089
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 174
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/420/06420926.pdf
[firstpage_image] =>[orig_patent_app_number] => 09738890
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/738890 | CMOS technology voltage booster | Dec 14, 2000 | Issued |
Array
(
[id] => 1476932
[patent_doc_number] => 06388506
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-05-14
[patent_title] => 'Regulator with leakage compensation'
[patent_app_type] => B1
[patent_app_number] => 09/738715
[patent_app_country] => US
[patent_app_date] => 2000-12-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 2897
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 150
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/388/06388506.pdf
[firstpage_image] =>[orig_patent_app_number] => 09738715
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/738715 | Regulator with leakage compensation | Dec 14, 2000 | Issued |
| 09/737644 | Antifuse programmable resistor | Dec 13, 2000 | Abandoned |
Array
(
[id] => 6884150
[patent_doc_number] => 20010038307
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2001-11-08
[patent_title] => 'Bias circuit of transistor'
[patent_app_type] => new
[patent_app_number] => 09/734590
[patent_app_country] => US
[patent_app_date] => 2000-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 7983
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0038/20010038307.pdf
[firstpage_image] =>[orig_patent_app_number] => 09734590
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/734590 | Bias circuit of a bipolar transistor for high frequency power amplification | Dec 12, 2000 | Issued |
Array
(
[id] => 6206001
[patent_doc_number] => 20020070777
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-06-13
[patent_title] => 'VOLTAGE TO CURRENT CONVERTER'
[patent_app_type] => new
[patent_app_number] => 09/735858
[patent_app_country] => US
[patent_app_date] => 2000-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3432
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 51
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0070/20020070777.pdf
[firstpage_image] =>[orig_patent_app_number] => 09735858
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/735858 | Voltage to current converter | Dec 12, 2000 | Issued |
Array
(
[id] => 7104889
[patent_doc_number] => 20010004206
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2001-06-21
[patent_title] => 'Switched-mode power supply and display'
[patent_app_type] => new-utility
[patent_app_number] => 09/734078
[patent_app_country] => US
[patent_app_date] => 2000-12-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 3719
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 20
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0004/20010004206.pdf
[firstpage_image] =>[orig_patent_app_number] => 09734078
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/734078 | Switched-mode power supply and display | Dec 10, 2000 | Issued |
Array
(
[id] => 1553836
[patent_doc_number] => 06400210
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2002-06-04
[patent_title] => 'Charge-pump circuit for boosting voltage stepwise'
[patent_app_type] => B2
[patent_app_number] => 09/732944
[patent_app_country] => US
[patent_app_date] => 2000-12-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 12
[patent_no_of_words] => 7515
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 22
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/400/06400210.pdf
[firstpage_image] =>[orig_patent_app_number] => 09732944
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/732944 | Charge-pump circuit for boosting voltage stepwise | Dec 7, 2000 | Issued |
Array
(
[id] => 6795138
[patent_doc_number] => 20030174011
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-09-18
[patent_title] => 'Method of stabilization of operating conditions in electronic devices'
[patent_app_type] => new
[patent_app_number] => 09/731049
[patent_app_country] => US
[patent_app_date] => 2000-12-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 823
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0174/20030174011.pdf
[firstpage_image] =>[orig_patent_app_number] => 09731049
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/731049 | Method of stabilization of operating conditions in electronic devices | Dec 6, 2000 | Abandoned |
Array
(
[id] => 1472304
[patent_doc_number] => 06407625
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-06-18
[patent_title] => 'Method and system for generating multiple bias currents'
[patent_app_type] => B1
[patent_app_number] => 09/732138
[patent_app_country] => US
[patent_app_date] => 2000-12-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 5267
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/407/06407625.pdf
[firstpage_image] =>[orig_patent_app_number] => 09732138
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/732138 | Method and system for generating multiple bias currents | Dec 6, 2000 | Issued |
Array
(
[id] => 1597829
[patent_doc_number] => 06384643
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-05-07
[patent_title] => 'Temperature and process compensated LDMOS drain-source voltage'
[patent_app_type] => B1
[patent_app_number] => 09/721393
[patent_app_country] => US
[patent_app_date] => 2000-11-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 3
[patent_no_of_words] => 2875
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 153
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/384/06384643.pdf
[firstpage_image] =>[orig_patent_app_number] => 09721393
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/721393 | Temperature and process compensated LDMOS drain-source voltage | Nov 21, 2000 | Issued |
Array
(
[id] => 1429944
[patent_doc_number] => 06504422
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-01-07
[patent_title] => 'Charge pump with current limiting circuit'
[patent_app_type] => B1
[patent_app_number] => 09/717769
[patent_app_country] => US
[patent_app_date] => 2000-11-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 5567
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/504/06504422.pdf
[firstpage_image] =>[orig_patent_app_number] => 09717769
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/717769 | Charge pump with current limiting circuit | Nov 20, 2000 | Issued |
Array
(
[id] => 1506051
[patent_doc_number] => 06466069
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-10-15
[patent_title] => 'Fast settling charge pump'
[patent_app_type] => B1
[patent_app_number] => 09/718615
[patent_app_country] => US
[patent_app_date] => 2000-11-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 4738
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/466/06466069.pdf
[firstpage_image] =>[orig_patent_app_number] => 09718615
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/718615 | Fast settling charge pump | Nov 20, 2000 | Issued |
Array
(
[id] => 1317118
[patent_doc_number] => 06611160
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-08-26
[patent_title] => 'Charge pump having reduced switching noise'
[patent_app_type] => B1
[patent_app_number] => 09/718963
[patent_app_country] => US
[patent_app_date] => 2000-11-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5958
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 376
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/611/06611160.pdf
[firstpage_image] =>[orig_patent_app_number] => 09718963
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/718963 | Charge pump having reduced switching noise | Nov 20, 2000 | Issued |
Array
(
[id] => 1278013
[patent_doc_number] => 06650173
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-11-18
[patent_title] => 'Programmable voltage generator'
[patent_app_type] => B1
[patent_app_number] => 09/714852
[patent_app_country] => US
[patent_app_date] => 2000-11-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 2885
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 161
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/650/06650173.pdf
[firstpage_image] =>[orig_patent_app_number] => 09714852
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/714852 | Programmable voltage generator | Nov 14, 2000 | Issued |
Array
(
[id] => 1519599
[patent_doc_number] => 06501327
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-12-31
[patent_title] => 'Input bias current reduction circuit for multiple input stages having a common input'
[patent_app_type] => B1
[patent_app_number] => 09/709177
[patent_app_country] => US
[patent_app_date] => 2000-11-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2574
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 156
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/501/06501327.pdf
[firstpage_image] =>[orig_patent_app_number] => 09709177
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/709177 | Input bias current reduction circuit for multiple input stages having a common input | Nov 9, 2000 | Issued |
Array
(
[id] => 1452970
[patent_doc_number] => 06456131
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-09-24
[patent_title] => 'Charge mirror circuit'
[patent_app_type] => B1
[patent_app_number] => 09/708751
[patent_app_country] => US
[patent_app_date] => 2000-11-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 7
[patent_no_of_words] => 3214
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 198
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/456/06456131.pdf
[firstpage_image] =>[orig_patent_app_number] => 09708751
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/708751 | Charge mirror circuit | Nov 7, 2000 | Issued |
Array
(
[id] => 1506088
[patent_doc_number] => 06466081
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-10-15
[patent_title] => 'Temperature stable CMOS device'
[patent_app_type] => B1
[patent_app_number] => 09/708761
[patent_app_country] => US
[patent_app_date] => 2000-11-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 4035
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 152
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/466/06466081.pdf
[firstpage_image] =>[orig_patent_app_number] => 09708761
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/708761 | Temperature stable CMOS device | Nov 7, 2000 | Issued |
Array
(
[id] => 1181309
[patent_doc_number] => 06744301
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-06-01
[patent_title] => 'System using body-biased sleep transistors to reduce leakage power while minimizing performance penalties and noise'
[patent_app_type] => B1
[patent_app_number] => 09/707528
[patent_app_country] => US
[patent_app_date] => 2000-11-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2926
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/744/06744301.pdf
[firstpage_image] =>[orig_patent_app_number] => 09707528
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/707528 | System using body-biased sleep transistors to reduce leakage power while minimizing performance penalties and noise | Nov 6, 2000 | Issued |
Array
(
[id] => 1569118
[patent_doc_number] => 06377085
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-04-23
[patent_title] => 'Precision bias for an transconductor'
[patent_app_type] => B1
[patent_app_number] => 09/705868
[patent_app_country] => US
[patent_app_date] => 2000-11-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 9788
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 422
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/377/06377085.pdf
[firstpage_image] =>[orig_patent_app_number] => 09705868
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/705868 | Precision bias for an transconductor | Nov 5, 2000 | Issued |