Terry D. Cunningham

Array ( [id] => 3750245 [patent_doc_number] => 05801568 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-09-01 [patent_title] => 'Precise delay line circuit with predetermined reset time limit' [patent_app_type] => 1 [patent_app_number] => 8/567979 [patent_app_country] => US [patent_app_date] => 1995-12-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 11 [patent_no_of_words] => 4770 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 152 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/801/05801568.pdf [firstpage_image] =>[orig_patent_app_number] => 567979 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3893187 [patent_doc_number] => 05714894 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-02-03 [patent_title] => 'Current comparator arrangement' [patent_app_type] => 1 [patent_app_number] => 8/567255 [patent_app_country] => US [patent_app_date] => 1995-12-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 9 [patent_no_of_words] => 2125 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 147 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/714/05714894.pdf [firstpage_image] =>[orig_patent_app_number] => 567255 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3837793 [patent_doc_number] => 05739711 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-04-14 [patent_title] => 'Regulation circuit for bipolar voltage switching circuits having logic circuitry using a single error amplifier for regulation of both positive and negative voltages' [patent_app_type] => 1 [patent_app_number] => 8/566325 [patent_app_country] => US [patent_app_date] => 1995-12-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 2100 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 106 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/739/05739711.pdf [firstpage_image] =>[orig_patent_app_number] => 566325 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3778006 [patent_doc_number] => 05774013 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-06-30 [patent_title] => 'Dual source for constant and PTAT current' [patent_app_type] => 1 [patent_app_number] => 8/565424 [patent_app_country] => US [patent_app_date] => 1995-11-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 4671 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 190 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/774/05774013.pdf [firstpage_image] =>[orig_patent_app_number] => 565424 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3854075 [patent_doc_number] => 05719519 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-02-17 [patent_title] => 'Circuit and method for reconstructing a phase current' [patent_app_type] => 1 [patent_app_number] => 8/560155 [patent_app_country] => US [patent_app_date] => 1995-11-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 4525 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 149 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/719/05719519.pdf [firstpage_image] =>[orig_patent_app_number] => 560155 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3688124 [patent_doc_number] => 05633610 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-05-27 [patent_title] => 'Monolithic microwave integrated circuit apparatus' [patent_app_type] => 1 [patent_app_number] => 8/536245 [patent_app_country] => US [patent_app_date] => 1995-09-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 27 [patent_no_of_words] => 9826 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 154 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/633/05633610.pdf [firstpage_image] =>[orig_patent_app_number] => 536245 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3707794 [patent_doc_number] => 05646570 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-07-08 [patent_title] => 'Apparatus for biasing a field effect transistor with a single voltage supply' [patent_app_type] => 1 [patent_app_number] => 8/529888 [patent_app_country] => US [patent_app_date] => 1995-09-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 1616 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 306 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/646/05646570.pdf [firstpage_image] =>[orig_patent_app_number] => 529888 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3628210 [patent_doc_number] => 05594377 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-01-14 [patent_title] => 'Delay circuit for a write data precompensator system' [patent_app_type] => 1 [patent_app_number] => 8/528169 [patent_app_country] => US [patent_app_date] => 1995-09-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 3697 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 196 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/594/05594377.pdf [firstpage_image] =>[orig_patent_app_number] => 528169 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3982626 [patent_doc_number] => 05917356 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-06-29 [patent_title] => 'Three state phase detector' [patent_app_type] => 1 [patent_app_number] => 8/526395 [patent_app_country] => US [patent_app_date] => 1995-09-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 21 [patent_no_of_words] => 3642 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 208 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/917/05917356.pdf [firstpage_image] =>[orig_patent_app_number] => 526395 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3628835 [patent_doc_number] => 05612644 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-03-18 [patent_title] => 'Circuits, systems and methods for controlling substrate bias in integrated circuits' [patent_app_type] => 1 [patent_app_number] => 8/521891 [patent_app_country] => US [patent_app_date] => 1995-08-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 4 [patent_no_of_words] => 3092 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 90 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/612/05612644.pdf [firstpage_image] =>[orig_patent_app_number] => 521891 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3775838 [patent_doc_number] => 05734292 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-03-31 [patent_title] => 'Intermediate potential generation circuit' [patent_app_type] => 1 [patent_app_number] => 8/520773 [patent_app_country] => US [patent_app_date] => 1995-08-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 28 [patent_no_of_words] => 10965 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 213 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/734/05734292.pdf [firstpage_image] =>[orig_patent_app_number] => 520773 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3737651 [patent_doc_number] => 05694072 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-12-02 [patent_title] => 'Programmable substrate bias generator with current-mirrored differential comparator and isolated bulk-node sensing transistor for bias voltage control' [patent_app_type] => 1 [patent_app_number] => 8/520028 [patent_app_country] => US [patent_app_date] => 1995-08-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4845 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 163 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/694/05694072.pdf [firstpage_image] =>[orig_patent_app_number] => 520028 [rel_patent_id] =>[rel_patent_doc_number] =>)