Terry D. Cunningham

Array ( [id] => 3867710 [patent_doc_number] => 05796279 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-08-18 [patent_title] => 'DC application circuit with suppressed DC magnetization' [patent_app_type] => 1 [patent_app_number] => 8/433453 [patent_app_country] => US [patent_app_date] => 1995-05-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 16 [patent_no_of_words] => 4903 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 116 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/796/05796279.pdf [firstpage_image] =>[orig_patent_app_number] => 433453 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3560686 [patent_doc_number] => 05543745 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-08-06 [patent_title] => 'Voltage controlled current source and bias generation circuit using such current source' [patent_app_type] => 1 [patent_app_number] => 8/430675 [patent_app_country] => US [patent_app_date] => 1995-04-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 9 [patent_no_of_words] => 4131 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 179 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/543/05543745.pdf [firstpage_image] =>[orig_patent_app_number] => 430675 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3628250 [patent_doc_number] => 05594380 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-01-14 [patent_title] => 'Bootstrap circuit and data output buffer having the bootstrap circuit' [patent_app_type] => 1 [patent_app_number] => 8/430873 [patent_app_country] => US [patent_app_date] => 1995-04-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 3526 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 243 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/594/05594380.pdf [firstpage_image] =>[orig_patent_app_number] => 430873 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3553576 [patent_doc_number] => 05546045 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-08-13 [patent_title] => 'Rail to rail operational amplifier output stage' [patent_app_type] => 1 [patent_app_number] => 8/424220 [patent_app_country] => US [patent_app_date] => 1995-04-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 2234 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 226 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/546/05546045.pdf [firstpage_image] =>[orig_patent_app_number] => 424220 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 664513 [patent_doc_number] => 07102422 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2006-09-05 [patent_title] => 'Semiconductor booster circuit having cascaded MOS transistors' [patent_app_type] => utility [patent_app_number] => 08/423089 [patent_app_country] => US [patent_app_date] => 1995-04-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 31 [patent_no_of_words] => 19479 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 185 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/102/07102422.pdf [firstpage_image] =>[orig_patent_app_number] => 08423089 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3562989 [patent_doc_number] => 05502414 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-03-26 [patent_title] => 'Circuit for delaying data latching from a precharged bus and method' [patent_app_type] => 1 [patent_app_number] => 8/422617 [patent_app_country] => US [patent_app_date] => 1995-04-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 4518 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 148 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/502/05502414.pdf [firstpage_image] =>[orig_patent_app_number] => 422617 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3729601 [patent_doc_number] => 05672992 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-09-30 [patent_title] => 'Charge pump circuit for high side switch' [patent_app_type] => 1 [patent_app_number] => 8/420301 [patent_app_country] => US [patent_app_date] => 1995-04-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 27 [patent_no_of_words] => 4687 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 315 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/672/05672992.pdf [firstpage_image] =>[orig_patent_app_number] => 420301 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3818054 [patent_doc_number] => 05812007 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-09-22 [patent_title] => 'System for transmitting binary signals over a signal line' [patent_app_type] => 1 [patent_app_number] => 8/411610 [patent_app_country] => US [patent_app_date] => 1995-04-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 2 [patent_no_of_words] => 2078 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 162 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/812/05812007.pdf [firstpage_image] =>[orig_patent_app_number] => 411610 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3957133 [patent_doc_number] => 05977818 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-11-02 [patent_title] => 'Multi-input transistor circuit and multi-input transconductance circuit' [patent_app_type] => 1 [patent_app_number] => 8/418447 [patent_app_country] => US [patent_app_date] => 1995-04-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 11 [patent_no_of_words] => 3210 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 160 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/977/05977818.pdf [firstpage_image] =>[orig_patent_app_number] => 418447 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3618166 [patent_doc_number] => 05534818 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-07-09 [patent_title] => 'Preamplifier noise filtering circuit' [patent_app_type] => 1 [patent_app_number] => 8/417436 [patent_app_country] => US [patent_app_date] => 1995-04-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 3311 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 199 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/534/05534818.pdf [firstpage_image] =>[orig_patent_app_number] => 417436 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3625893 [patent_doc_number] => 05642073 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-06-24 [patent_title] => 'System powered with inter-coupled charge pumps' [patent_app_type] => 1 [patent_app_number] => 8/418143 [patent_app_country] => US [patent_app_date] => 1995-04-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 12 [patent_no_of_words] => 9682 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 225 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/642/05642073.pdf [firstpage_image] =>[orig_patent_app_number] => 418143 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3523151 [patent_doc_number] => 05506541 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-04-09 [patent_title] => 'Bias voltage distribution system' [patent_app_type] => 1 [patent_app_number] => 8/416531 [patent_app_country] => US [patent_app_date] => 1995-04-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 9 [patent_no_of_words] => 5978 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 243 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/506/05506541.pdf [firstpage_image] =>[orig_patent_app_number] => 416531 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3512777 [patent_doc_number] => 05570060 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-10-29 [patent_title] => 'Circuit for limiting the current in a power transistor' [patent_app_type] => 1 [patent_app_number] => 8/411498 [patent_app_country] => US [patent_app_date] => 1995-03-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 3 [patent_no_of_words] => 2454 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 216 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/570/05570060.pdf [firstpage_image] =>[orig_patent_app_number] => 411498 [rel_patent_id] =>[rel_patent_doc_number] =>)