Search

Terry D. Cunningham

Examiner (ID: 1940)

Most Active Art Unit
2816
Art Unit(s)
2816, 2504
Total Applications
1191
Issued Applications
935
Pending Applications
36
Abandoned Applications
220

Applications

Application numberTitle of the applicationFiling DateStatus
08/070007 FLEXIBLE RESET SCHEME SUPPORTING NORMAL SYSTEM OPERATION, TEST AND EMULATION MODES May 27, 1993 Pending
Array ( [id] => 3454513 [patent_doc_number] => 05424671 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-06-13 [patent_title] => 'Power output stage having a darlington-pair circuit for switching an inductive load, especially the ignition coil of an internal-combustion engine' [patent_app_type] => 1 [patent_app_number] => 8/030493 [patent_app_country] => US [patent_app_date] => 1993-05-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 3 [patent_no_of_words] => 2413 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 229 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/424/05424671.pdf [firstpage_image] =>[orig_patent_app_number] => 030493 [rel_patent_id] =>[rel_patent_doc_number] =>)
08/030493
Power output stage having a darlington-pair circuit for switching an inductive load, especially the ignition coil of an internal-combustion engine May 24, 1993 Issued
Array ( [id] => 3015384 [patent_doc_number] => 05281866 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-01-25 [patent_title] => 'Reference voltage circuit allowing fast power up from low power standby condition' [patent_app_type] => 1 [patent_app_number] => 8/067481 [patent_app_country] => US [patent_app_date] => 1993-05-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 2497 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 246 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/281/05281866.pdf [firstpage_image] =>[orig_patent_app_number] => 067481 [rel_patent_id] =>[rel_patent_doc_number] =>)
08/067481
Reference voltage circuit allowing fast power up from low power standby condition May 24, 1993 Issued
08/059955 BIAS VOLTAGE DISTRIBUTION SYSTEM May 12, 1993 Pending
Array ( [id] => 3019907 [patent_doc_number] => 05341030 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-08-23 [patent_title] => 'Methods for protecting outputs of low-voltage circuits from high programming voltages' [patent_app_type] => 1 [patent_app_number] => 8/058998 [patent_app_country] => US [patent_app_date] => 1993-05-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 2 [patent_no_of_words] => 2356 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 216 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/341/05341030.pdf [firstpage_image] =>[orig_patent_app_number] => 058998 [rel_patent_id] =>[rel_patent_doc_number] =>)
08/058998
Methods for protecting outputs of low-voltage circuits from high programming voltages May 5, 1993 Issued
08/056301 DIRECT CURRENT SUM BANDGAP VOLTAGE COMPARATOR Apr 29, 1993 Pending
Array ( [id] => 3017790 [patent_doc_number] => 05309035 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-05-03 [patent_title] => 'Method and apparatus for clock skew reduction through absolute delay regulation' [patent_app_type] => 1 [patent_app_number] => 8/056100 [patent_app_country] => US [patent_app_date] => 1993-04-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 15 [patent_no_of_words] => 8851 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 218 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/309/05309035.pdf [firstpage_image] =>[orig_patent_app_number] => 056100 [rel_patent_id] =>[rel_patent_doc_number] =>)
08/056100
Method and apparatus for clock skew reduction through absolute delay regulation Apr 29, 1993 Issued
Array ( [id] => 2998093 [patent_doc_number] => 05267190 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-11-30 [patent_title] => 'Simultaneous search-write content addressable memory' [patent_app_type] => 1 [patent_app_number] => 8/024329 [patent_app_country] => US [patent_app_date] => 1993-04-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 3612 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 261 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/267/05267190.pdf [firstpage_image] =>[orig_patent_app_number] => 024329 [rel_patent_id] =>[rel_patent_doc_number] =>)
08/024329
Simultaneous search-write content addressable memory Apr 27, 1993 Issued
Array ( [id] => 3032420 [patent_doc_number] => 05317218 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-05-31 [patent_title] => 'Current sense circuit with fast response' [patent_app_type] => 1 [patent_app_number] => 8/046665 [patent_app_country] => US [patent_app_date] => 1993-04-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 8 [patent_no_of_words] => 3862 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 164 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/317/05317218.pdf [firstpage_image] =>[orig_patent_app_number] => 046665 [rel_patent_id] =>[rel_patent_doc_number] =>)
08/046665
Current sense circuit with fast response Apr 11, 1993 Issued
08/044049 VOLTAGE CONVERTER ARRANGEMENT FOR A SEMICONDUCTOR DEVICE Apr 7, 1993 Pending
08/043697 IMPROVED OUTPUT DRIVER CIRCUIT FOR RESTRAINING GENERATION OF NOISE Apr 7, 1993 Pending
Array ( [id] => 3110704 [patent_doc_number] => 05418411 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-05-23 [patent_title] => 'Voltage limiter for transistor circuit' [patent_app_type] => 1 [patent_app_number] => 8/039214 [patent_app_country] => US [patent_app_date] => 1993-04-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 10 [patent_no_of_words] => 2746 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 135 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/418/05418411.pdf [firstpage_image] =>[orig_patent_app_number] => 039214 [rel_patent_id] =>[rel_patent_doc_number] =>)
08/039214
Voltage limiter for transistor circuit Apr 4, 1993 Issued
Array ( [id] => 3070505 [patent_doc_number] => 05352944 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-10-04 [patent_title] => 'Apparatus and method for producing a temperature-independent current signal in an automatic gain control circuit' [patent_app_type] => 1 [patent_app_number] => 8/041517 [patent_app_country] => US [patent_app_date] => 1993-04-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 2527 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 357 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/352/05352944.pdf [firstpage_image] =>[orig_patent_app_number] => 041517 [rel_patent_id] =>[rel_patent_doc_number] =>)
08/041517
Apparatus and method for producing a temperature-independent current signal in an automatic gain control circuit Mar 31, 1993 Issued
Array ( [id] => 3991311 [patent_doc_number] => 05910746 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-06-08 [patent_title] => 'Gate drive for a power switching device' [patent_app_type] => 1 [patent_app_number] => 8/037767 [patent_app_country] => US [patent_app_date] => 1993-03-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 4087 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 135 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/910/05910746.pdf [firstpage_image] =>[orig_patent_app_number] => 037767 [rel_patent_id] =>[rel_patent_doc_number] =>)
08/037767
Gate drive for a power switching device Mar 25, 1993 Issued
Array ( [id] => 3050086 [patent_doc_number] => 05287022 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-02-15 [patent_title] => 'Method and circuit for controlling voltage reflections on transmission lines' [patent_app_type] => 1 [patent_app_number] => 8/037507 [patent_app_country] => US [patent_app_date] => 1993-03-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 11 [patent_no_of_words] => 5706 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 285 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/287/05287022.pdf [firstpage_image] =>[orig_patent_app_number] => 037507 [rel_patent_id] =>[rel_patent_doc_number] =>)
08/037507
Method and circuit for controlling voltage reflections on transmission lines Mar 23, 1993 Issued
08/035880 SEMICONDUCTOR DEVICE Mar 22, 1993 Pending
Array ( [id] => 3025526 [patent_doc_number] => 05289062 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-02-22 [patent_title] => 'Fast transmission gate switch' [patent_app_type] => 1 [patent_app_number] => 8/035873 [patent_app_country] => US [patent_app_date] => 1993-03-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 14 [patent_no_of_words] => 3680 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 232 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/289/05289062.pdf [firstpage_image] =>[orig_patent_app_number] => 035873 [rel_patent_id] =>[rel_patent_doc_number] =>)
08/035873
Fast transmission gate switch Mar 22, 1993 Issued
08/035205 SEMICONDUCTOR DEVICE Mar 21, 1993 Pending
Array ( [id] => 3454673 [patent_doc_number] => 05386152 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-01-31 [patent_title] => 'Power-on reset circuit responsive to a clock signal' [patent_app_type] => 1 [patent_app_number] => 8/032298 [patent_app_country] => US [patent_app_date] => 1993-03-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 2877 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 133 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/386/05386152.pdf [firstpage_image] =>[orig_patent_app_number] => 032298 [rel_patent_id] =>[rel_patent_doc_number] =>)
08/032298
Power-on reset circuit responsive to a clock signal Mar 16, 1993 Issued
Array ( [id] => 3909651 [patent_doc_number] => 05898242 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-04-27 [patent_title] => 'Self-calibrating clock circuit employing a continuously variable delay module in a feedback loop' [patent_app_type] => 1 [patent_app_number] => 8/032758 [patent_app_country] => US [patent_app_date] => 1993-03-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 4240 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 281 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/898/05898242.pdf [firstpage_image] =>[orig_patent_app_number] => 032758 [rel_patent_id] =>[rel_patent_doc_number] =>)
08/032758
Self-calibrating clock circuit employing a continuously variable delay module in a feedback loop Mar 16, 1993 Issued
Menu