Terry D. Cunningham

Array ( [id] => 2937750 [patent_doc_number] => 05189313 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-02-23 [patent_title] => 'Variable transition time generator' [patent_app_type] => 1 [patent_app_number] => 7/841761 [patent_app_country] => US [patent_app_date] => 1992-02-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 9 [patent_no_of_words] => 2181 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 175 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/189/05189313.pdf [firstpage_image] =>[orig_patent_app_number] => 841761 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2901712 [patent_doc_number] => 05245222 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-09-14 [patent_title] => 'Method and apparatus for buffering electrical signals' [patent_app_type] => 1 [patent_app_number] => 7/843580 [patent_app_country] => US [patent_app_date] => 1992-02-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 6 [patent_no_of_words] => 3882 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 169 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/245/05245222.pdf [firstpage_image] =>[orig_patent_app_number] => 843580 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3526709 [patent_doc_number] => 05489865 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-02-06 [patent_title] => 'Circuit for filtering asynchronous metastability of cross-coupled logic gates' [patent_app_type] => 1 [patent_app_number] => 7/843492 [patent_app_country] => US [patent_app_date] => 1992-02-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 11 [patent_no_of_words] => 2479 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 172 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/489/05489865.pdf [firstpage_image] =>[orig_patent_app_number] => 843492 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2977919 [patent_doc_number] => 05194759 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-03-16 [patent_title] => 'Methods for preventing disturbance of antifuses during programming' [patent_app_type] => 1 [patent_app_number] => 7/835221 [patent_app_country] => US [patent_app_date] => 1992-02-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 2384 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 174 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/194/05194759.pdf [firstpage_image] =>[orig_patent_app_number] => 835221 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2937788 [patent_doc_number] => 05189315 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-02-23 [patent_title] => 'High-speed flip flop circuit with master latching circuit free from influence of slave latching circuit' [patent_app_type] => 1 [patent_app_number] => 7/830706 [patent_app_country] => US [patent_app_date] => 1992-02-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 3241 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 206 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/189/05189315.pdf [firstpage_image] =>[orig_patent_app_number] => 830706 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2790931 [patent_doc_number] => 05155383 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-10-13 [patent_title] => 'Circuit and method of resetting a master/slave flipflop' [patent_app_type] => 1 [patent_app_number] => 7/829197 [patent_app_country] => US [patent_app_date] => 1992-02-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 4502 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 317 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/155/05155383.pdf [firstpage_image] =>[orig_patent_app_number] => 829197 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2940002 [patent_doc_number] => 05247208 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-09-21 [patent_title] => 'Substrate bias generating device and operating method thereof' [patent_app_type] => 1 [patent_app_number] => 7/828839 [patent_app_country] => US [patent_app_date] => 1992-01-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 37 [patent_no_of_words] => 10186 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 192 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/247/05247208.pdf [firstpage_image] =>[orig_patent_app_number] => 828839 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3090749 [patent_doc_number] => 05285115 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-02-08 [patent_title] => 'Comparator device for comparing analog voltages' [patent_app_type] => 1 [patent_app_number] => 7/827648 [patent_app_country] => US [patent_app_date] => 1992-01-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 18 [patent_no_of_words] => 5991 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 309 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/285/05285115.pdf [firstpage_image] =>[orig_patent_app_number] => 827648 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3020054 [patent_doc_number] => 05341038 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-08-23 [patent_title] => 'Error detector circuit for indication of low supply voltage' [patent_app_type] => 1 [patent_app_number] => 7/825977 [patent_app_country] => US [patent_app_date] => 1992-01-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 2 [patent_no_of_words] => 1368 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 39 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/341/05341038.pdf [firstpage_image] =>[orig_patent_app_number] => 825977 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2845120 [patent_doc_number] => 05172019 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-12-15 [patent_title] => 'Bootstrapped FET sampling switch' [patent_app_type] => 1 [patent_app_number] => 7/822586 [patent_app_country] => US [patent_app_date] => 1992-01-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 3 [patent_no_of_words] => 3382 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 139 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/172/05172019.pdf [firstpage_image] =>[orig_patent_app_number] => 822586 [rel_patent_id] =>[rel_patent_doc_number] =>)