Terry D. Cunningham

Array ( [id] => 2877669 [patent_doc_number] => 05091662 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-02-25 [patent_title] => 'High-speed low-power supply-independent TTL compatible input buffer' [patent_app_type] => 1 [patent_app_number] => 7/657984 [patent_app_country] => US [patent_app_date] => 1991-02-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 3412 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 153 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/091/05091662.pdf [firstpage_image] =>[orig_patent_app_number] => 657984 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3105518 [patent_doc_number] => 05293338 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-03-08 [patent_title] => 'Peripheral circuit in a dynamic semiconductor memory device enabling a time-saving and energy-saving data readout' [patent_app_type] => 1 [patent_app_number] => 7/658009 [patent_app_country] => US [patent_app_date] => 1991-02-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 11 [patent_no_of_words] => 4339 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 153 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/293/05293338.pdf [firstpage_image] =>[orig_patent_app_number] => 658009 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2856626 [patent_doc_number] => 05089718 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-02-18 [patent_title] => 'Dynamic current divider circuit with current memory' [patent_app_type] => 1 [patent_app_number] => 7/657712 [patent_app_country] => US [patent_app_date] => 1991-02-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3685 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 400 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/089/05089718.pdf [firstpage_image] =>[orig_patent_app_number] => 657712 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3111450 [patent_doc_number] => 05315551 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-05-24 [patent_title] => 'Semiconductor memory device with precharging voltage level unchanged by defective memory cell' [patent_app_type] => 1 [patent_app_number] => 7/651855 [patent_app_country] => US [patent_app_date] => 1991-02-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 14 [patent_no_of_words] => 4080 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 166 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/315/05315551.pdf [firstpage_image] =>[orig_patent_app_number] => 651855 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3098193 [patent_doc_number] => 05291070 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-03-01 [patent_title] => 'Microprocessor synchronous timing system' [patent_app_type] => 1 [patent_app_number] => 7/647491 [patent_app_country] => US [patent_app_date] => 1991-01-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 5711 [patent_no_of_claims] => 42 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 191 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/291/05291070.pdf [firstpage_image] =>[orig_patent_app_number] => 647491 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3019698 [patent_doc_number] => 05282097 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-01-25 [patent_title] => 'Automatic search method for a record/play system' [patent_app_type] => 1 [patent_app_number] => 7/641275 [patent_app_country] => US [patent_app_date] => 1991-01-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4529 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 145 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/282/05282097.pdf [firstpage_image] =>[orig_patent_app_number] => 641275 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2980566 [patent_doc_number] => 05225714 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-07-06 [patent_title] => 'Sawtooth waveform generator for a convergence correction circuit' [patent_app_type] => 1 [patent_app_number] => 7/625024 [patent_app_country] => US [patent_app_date] => 1990-12-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 12 [patent_no_of_words] => 2613 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 157 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/225/05225714.pdf [firstpage_image] =>[orig_patent_app_number] => 625024 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2840866 [patent_doc_number] => 05121008 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-06-09 [patent_title] => 'Circuit for generating or demodulating a square wave and other wave forms' [patent_app_type] => 1 [patent_app_number] => 7/619579 [patent_app_country] => US [patent_app_date] => 1990-11-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 21 [patent_no_of_words] => 3148 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 490 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/121/05121008.pdf [firstpage_image] =>[orig_patent_app_number] => 619579 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2873936 [patent_doc_number] => 05162667 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-11-10 [patent_title] => 'Semiconductor integrated circuit with master and slave latches' [patent_app_type] => 1 [patent_app_number] => 7/610179 [patent_app_country] => US [patent_app_date] => 1990-11-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3637 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 266 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/162/05162667.pdf [firstpage_image] =>[orig_patent_app_number] => 610179 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2790047 [patent_doc_number] => 05130568 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-07-14 [patent_title] => 'Scannable latch system and method' [patent_app_type] => 1 [patent_app_number] => 7/609398 [patent_app_country] => US [patent_app_date] => 1990-11-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 11 [patent_no_of_words] => 5562 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 296 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/130/05130568.pdf [firstpage_image] =>[orig_patent_app_number] => 609398 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2978578 [patent_doc_number] => 05182470 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-01-26 [patent_title] => 'Negative overvoltage protection circuit, in particular for output stages' [patent_app_type] => 1 [patent_app_number] => 7/593430 [patent_app_country] => US [patent_app_date] => 1990-10-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 4 [patent_no_of_words] => 2398 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 155 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/182/05182470.pdf [firstpage_image] =>[orig_patent_app_number] => 593430 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2737419 [patent_doc_number] => 05051609 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-09-24 [patent_title] => 'Simplified driver circuit for solid-state power switches' [patent_app_type] => 1 [patent_app_number] => 7/591681 [patent_app_country] => US [patent_app_date] => 1990-10-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 10 [patent_no_of_words] => 2684 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 565 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/051/05051609.pdf [firstpage_image] =>[orig_patent_app_number] => 591681 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2834856 [patent_doc_number] => 05099156 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-03-24 [patent_title] => 'Subthreshold MOS circuits for correlating analog input voltages' [patent_app_type] => 1 [patent_app_number] => 7/591728 [patent_app_country] => US [patent_app_date] => 1990-10-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 8 [patent_no_of_words] => 3150 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 211 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/099/05099156.pdf [firstpage_image] =>[orig_patent_app_number] => 591728 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2747815 [patent_doc_number] => 05023473 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-06-11 [patent_title] => 'Drive circuit for Bloch line memory' [patent_app_type] => 1 [patent_app_number] => 7/593375 [patent_app_country] => US [patent_app_date] => 1990-10-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 11 [patent_no_of_words] => 4309 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 88 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/023/05023473.pdf [firstpage_image] =>[orig_patent_app_number] => 593375 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2932034 [patent_doc_number] => 05187384 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-02-16 [patent_title] => 'Method and circuit configuration for triggering a semiconductor switch through the use of an inductive transformer' [patent_app_type] => 1 [patent_app_number] => 7/584756 [patent_app_country] => US [patent_app_date] => 1990-09-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 5301 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 178 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/187/05187384.pdf [firstpage_image] =>[orig_patent_app_number] => 584756 [rel_patent_id] =>[rel_patent_doc_number] =>)