| Application number | Title of the application | Filing Date | Status |
|---|
Array
(
[id] => 2852046
[patent_doc_number] => 05107151
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-04-21
[patent_title] => 'Switching circuit employing electronic devices in series with an inductor to avoid commutation breakdown and extending the current range of switching circuits by using IGBT devices in place of MOSFETs'
[patent_app_type] => 1
[patent_app_number] => 7/530793
[patent_app_country] => US
[patent_app_date] => 1990-05-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 3
[patent_no_of_words] => 3541
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 233
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/107/05107151.pdf
[firstpage_image] =>[orig_patent_app_number] => 530793
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/530793 | Switching circuit employing electronic devices in series with an inductor to avoid commutation breakdown and extending the current range of switching circuits by using IGBT devices in place of MOSFETs | May 29, 1990 | Issued |
Array
(
[id] => 2798801
[patent_doc_number] => 05144154
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-09-01
[patent_title] => 'Range changing using N and P channel FETS'
[patent_app_type] => 1
[patent_app_number] => 7/526291
[patent_app_country] => US
[patent_app_date] => 1990-05-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 4
[patent_no_of_words] => 2841
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 175
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/144/05144154.pdf
[firstpage_image] =>[orig_patent_app_number] => 526291
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/526291 | Range changing using N and P channel FETS | May 20, 1990 | Issued |
| 07/525763 | METHODS FOR PREVENTING DISTURBANCE OF ANTIFUSES DURING PROGRAMMING | May 17, 1990 | Abandoned |
Array
(
[id] => 2771417
[patent_doc_number] => 05036231
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-07-30
[patent_title] => 'Sense amplifier circuit using then film transistors'
[patent_app_type] => 1
[patent_app_number] => 7/517352
[patent_app_country] => US
[patent_app_date] => 1990-05-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 2318
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/036/05036231.pdf
[firstpage_image] =>[orig_patent_app_number] => 517352
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/517352 | Sense amplifier circuit using then film transistors | Apr 30, 1990 | Issued |
Array
(
[id] => 2756335
[patent_doc_number] => 05029284
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-07-02
[patent_title] => 'Precision switchable bus terminator circuit'
[patent_app_type] => 1
[patent_app_number] => 7/517004
[patent_app_country] => US
[patent_app_date] => 1990-04-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 2
[patent_no_of_words] => 1918
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/029/05029284.pdf
[firstpage_image] =>[orig_patent_app_number] => 517004
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/517004 | Precision switchable bus terminator circuit | Apr 29, 1990 | Issued |
Array
(
[id] => 2871985
[patent_doc_number] => 05097144
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-03-17
[patent_title] => 'Driver circuit for testing bi-directional transceiver semiconductor products'
[patent_app_type] => 1
[patent_app_number] => 7/516612
[patent_app_country] => US
[patent_app_date] => 1990-04-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 2249
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 196
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/097/05097144.pdf
[firstpage_image] =>[orig_patent_app_number] => 516612
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/516612 | Driver circuit for testing bi-directional transceiver semiconductor products | Apr 29, 1990 | Issued |
Array
(
[id] => 2770180
[patent_doc_number] => 05006728
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-04-09
[patent_title] => 'Dual path power supply circuit with time controlled switching'
[patent_app_type] => 1
[patent_app_number] => 7/511897
[patent_app_country] => US
[patent_app_date] => 1990-04-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2962
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 186
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/006/05006728.pdf
[firstpage_image] =>[orig_patent_app_number] => 511897
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/511897 | Dual path power supply circuit with time controlled switching | Apr 22, 1990 | Issued |
| 07/509273 | ACTIVE SELECTABLE DIGITAL DELAY CIRCUIT | Apr 15, 1990 | Abandoned |
| 07/504776 | SELF-CALIBRATING CLOCK DESKEW CIRCUIT EMPLOYING A CONTINUOUSLY VARIABLE DELAY MODULE IN A FEEDBACK LOOP | Apr 3, 1990 | Abandoned |
Array
(
[id] => 2851728
[patent_doc_number] => 05107136
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-04-21
[patent_title] => 'Control circuit for at least one clock electrode of an integrated circuit'
[patent_app_type] => 1
[patent_app_number] => 7/501647
[patent_app_country] => US
[patent_app_date] => 1990-03-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 2
[patent_no_of_words] => 2064
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 187
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/107/05107136.pdf
[firstpage_image] =>[orig_patent_app_number] => 501647
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/501647 | Control circuit for at least one clock electrode of an integrated circuit | Mar 28, 1990 | Issued |
Array
(
[id] => 2819287
[patent_doc_number] => 05079511
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-01-07
[patent_title] => 'Circuit arrangement with a transmitter system for path or angle dependent signals'
[patent_app_type] => 1
[patent_app_number] => 7/501164
[patent_app_country] => US
[patent_app_date] => 1990-03-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 2
[patent_no_of_words] => 2046
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 178
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/079/05079511.pdf
[firstpage_image] =>[orig_patent_app_number] => 501164
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/501164 | Circuit arrangement with a transmitter system for path or angle dependent signals | Mar 28, 1990 | Issued |
Array
(
[id] => 3056167
[patent_doc_number] => 05283529
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-02-01
[patent_title] => 'Oscillation maintenance circuit'
[patent_app_type] => 1
[patent_app_number] => 7/491009
[patent_app_country] => US
[patent_app_date] => 1990-03-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 3121
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 196
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/283/05283529.pdf
[firstpage_image] =>[orig_patent_app_number] => 491009
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/491009 | Oscillation maintenance circuit | Mar 8, 1990 | Issued |
| 07/486348 | POTENTIAL DETECTING CIRCUIT | Feb 27, 1990 | Abandoned |
Array
(
[id] => 2865298
[patent_doc_number] => 05083051
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-01-21
[patent_title] => 'Output driver circuit with improved output stage biasing'
[patent_app_type] => 1
[patent_app_number] => 7/484955
[patent_app_country] => US
[patent_app_date] => 1990-02-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 4872
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 196
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/083/05083051.pdf
[firstpage_image] =>[orig_patent_app_number] => 484955
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/484955 | Output driver circuit with improved output stage biasing | Feb 25, 1990 | Issued |
Array
(
[id] => 2739756
[patent_doc_number] => 05077495
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-12-31
[patent_title] => 'Row decoder for a semiconductor memory device with fast turn-off'
[patent_app_type] => 1
[patent_app_number] => 7/481307
[patent_app_country] => US
[patent_app_date] => 1990-02-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 1993
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 167
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/077/05077495.pdf
[firstpage_image] =>[orig_patent_app_number] => 481307
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/481307 | Row decoder for a semiconductor memory device with fast turn-off | Feb 15, 1990 | Issued |
Array
(
[id] => 2753713
[patent_doc_number] => 05021683
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-06-04
[patent_title] => 'Circuit arrangement comprising two parallel branches for transmitting a binary signal'
[patent_app_type] => 1
[patent_app_number] => 7/478793
[patent_app_country] => US
[patent_app_date] => 1990-02-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 1
[patent_no_of_words] => 1400
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/021/05021683.pdf
[firstpage_image] =>[orig_patent_app_number] => 478793
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/478793 | Circuit arrangement comprising two parallel branches for transmitting a binary signal | Feb 11, 1990 | Issued |
Array
(
[id] => 2973904
[patent_doc_number] => 05258660
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-11-02
[patent_title] => 'Skew-compensated clock distribution system'
[patent_app_type] => 1
[patent_app_number] => 7/465947
[patent_app_country] => US
[patent_app_date] => 1990-01-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 12
[patent_no_of_words] => 7809
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 249
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/258/05258660.pdf
[firstpage_image] =>[orig_patent_app_number] => 465947
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/465947 | Skew-compensated clock distribution system | Jan 15, 1990 | Issued |
Array
(
[id] => 2768927
[patent_doc_number] => 05063308
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-11-05
[patent_title] => 'Output driver with static and transient parts'
[patent_app_type] => 1
[patent_app_number] => 7/463406
[patent_app_country] => US
[patent_app_date] => 1990-01-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 2325
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 238
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/063/05063308.pdf
[firstpage_image] =>[orig_patent_app_number] => 463406
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/463406 | Output driver with static and transient parts | Jan 10, 1990 | Issued |
| 07/458120 | DIFFERENTIAL INPUT, DIFFERENTIAL OUTPUT BICMOS MULTIPLEXERS AND LOGIC GATES AND AN ADDER UTILIZING THE SAME | Dec 27, 1989 | Abandoned |
Array
(
[id] => 2737543
[patent_doc_number] => 05039893
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-08-13
[patent_title] => 'Signal delay device'
[patent_app_type] => 1
[patent_app_number] => 7/448056
[patent_app_country] => US
[patent_app_date] => 1989-12-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 26
[patent_no_of_words] => 5656
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 210
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/039/05039893.pdf
[firstpage_image] =>[orig_patent_app_number] => 448056
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/448056 | Signal delay device | Dec 7, 1989 | Issued |