| Application number | Title of the application | Filing Date | Status |
|---|
Array
(
[id] => 2601948
[patent_doc_number] => 04922129
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-05-01
[patent_title] => 'Feed forward darlington circuit with reduced NPN reverse beta sensitivity'
[patent_app_type] => 1
[patent_app_number] => 7/302502
[patent_app_country] => US
[patent_app_date] => 1989-01-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 1978
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/922/04922129.pdf
[firstpage_image] =>[orig_patent_app_number] => 302502
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/302502 | Feed forward darlington circuit with reduced NPN reverse beta sensitivity | Jan 25, 1989 | Issued |
Array
(
[id] => 2630869
[patent_doc_number] => 04967103
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-10-30
[patent_title] => 'Integrated logic circuit with protector transistor'
[patent_app_type] => 1
[patent_app_number] => 7/295714
[patent_app_country] => US
[patent_app_date] => 1989-01-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 1
[patent_no_of_words] => 2531
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 181
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/967/04967103.pdf
[firstpage_image] =>[orig_patent_app_number] => 295714
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/295714 | Integrated logic circuit with protector transistor | Jan 9, 1989 | Issued |
Array
(
[id] => 2582967
[patent_doc_number] => 04973861
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-11-27
[patent_title] => 'Integrated circuit comprising logic circuits and at least one push-pull stage'
[patent_app_type] => 1
[patent_app_number] => 7/295718
[patent_app_country] => US
[patent_app_date] => 1989-01-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 7
[patent_no_of_words] => 3527
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 150
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/973/04973861.pdf
[firstpage_image] =>[orig_patent_app_number] => 295718
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/295718 | Integrated circuit comprising logic circuits and at least one push-pull stage | Jan 9, 1989 | Issued |
| 07/293807 | SEMICONDUCTOR DEVICE | Jan 4, 1989 | Abandoned |
Array
(
[id] => 2661662
[patent_doc_number] => 04962324
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-10-09
[patent_title] => 'Equalizing circuit for a sense amplifier'
[patent_app_type] => 1
[patent_app_number] => 7/292769
[patent_app_country] => US
[patent_app_date] => 1989-01-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 1631
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/962/04962324.pdf
[firstpage_image] =>[orig_patent_app_number] => 292769
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/292769 | Equalizing circuit for a sense amplifier | Jan 2, 1989 | Issued |
Array
(
[id] => 2641446
[patent_doc_number] => 04914318
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-04-03
[patent_title] => 'Latch circuit for a programmable logic device using dual n-type transistors'
[patent_app_type] => 1
[patent_app_number] => 7/292305
[patent_app_country] => US
[patent_app_date] => 1988-12-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 2265
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 151
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/914/04914318.pdf
[firstpage_image] =>[orig_patent_app_number] => 292305
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/292305 | Latch circuit for a programmable logic device using dual n-type transistors | Dec 29, 1988 | Issued |
Array
(
[id] => 2599049
[patent_doc_number] => 04933641
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-06-12
[patent_title] => 'Extended dynamic range logarithmic if amplifying apparatus and method'
[patent_app_type] => 1
[patent_app_number] => 7/288525
[patent_app_country] => US
[patent_app_date] => 1988-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 12
[patent_no_of_words] => 14913
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 247
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/933/04933641.pdf
[firstpage_image] =>[orig_patent_app_number] => 288525
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/288525 | Extended dynamic range logarithmic if amplifying apparatus and method | Dec 21, 1988 | Issued |
Array
(
[id] => 2600089
[patent_doc_number] => 04975598
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-12-04
[patent_title] => 'Temperature, voltage, and process compensated output driver'
[patent_app_type] => 1
[patent_app_number] => 7/287915
[patent_app_country] => US
[patent_app_date] => 1988-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 14
[patent_no_of_words] => 5392
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 197
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/975/04975598.pdf
[firstpage_image] =>[orig_patent_app_number] => 287915
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/287915 | Temperature, voltage, and process compensated output driver | Dec 20, 1988 | Issued |
| 07/287191 | FAST SENSE AMPLIFIER | Dec 19, 1988 | Abandoned |
Array
(
[id] => 2660760
[patent_doc_number] => 04929855
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-05-29
[patent_title] => 'High frequency switching device'
[patent_app_type] => 1
[patent_app_number] => 7/281764
[patent_app_country] => US
[patent_app_date] => 1988-12-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 1
[patent_no_of_words] => 1271
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 19
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/929/04929855.pdf
[firstpage_image] =>[orig_patent_app_number] => 281764
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/281764 | High frequency switching device | Dec 8, 1988 | Issued |
Array
(
[id] => 2767267
[patent_doc_number] => 04994687
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-02-19
[patent_title] => 'Retriggerable multivibrator'
[patent_app_type] => 1
[patent_app_number] => 7/277112
[patent_app_country] => US
[patent_app_date] => 1988-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 16
[patent_no_of_words] => 4420
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/994/04994687.pdf
[firstpage_image] =>[orig_patent_app_number] => 277112
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/277112 | Retriggerable multivibrator | Nov 28, 1988 | Issued |
Array
(
[id] => 2636906
[patent_doc_number] => 04977340
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-12-11
[patent_title] => 'Device for protecting an electrical circuit against interference pulses'
[patent_app_type] => 1
[patent_app_number] => 7/279705
[patent_app_country] => US
[patent_app_date] => 1988-11-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 3248
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 166
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/977/04977340.pdf
[firstpage_image] =>[orig_patent_app_number] => 279705
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/279705 | Device for protecting an electrical circuit against interference pulses | Nov 22, 1988 | Issued |
| 07/274492 | VOLTAGE CONVERTER ARRANGEMENT FOR A SEMICONDUCTOR DEVICE | Nov 21, 1988 | Abandoned |
| 07/274894 | DRIVE CIRCUIT FOR BLOCH LINE MEMORY | Nov 21, 1988 | Abandoned |
Array
(
[id] => 2774980
[patent_doc_number] => 04985644
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-01-15
[patent_title] => 'Output buffer semiconductor and method for controlling current flow in an output switching device'
[patent_app_type] => 1
[patent_app_number] => 7/274438
[patent_app_country] => US
[patent_app_date] => 1988-11-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 10
[patent_no_of_words] => 5375
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 197
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/985/04985644.pdf
[firstpage_image] =>[orig_patent_app_number] => 274438
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/274438 | Output buffer semiconductor and method for controlling current flow in an output switching device | Nov 21, 1988 | Issued |
Array
(
[id] => 2629700
[patent_doc_number] => 04920285
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-04-24
[patent_title] => 'Gallium arsenide antenna switch'
[patent_app_type] => 1
[patent_app_number] => 7/274167
[patent_app_country] => US
[patent_app_date] => 1988-11-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 1
[patent_no_of_words] => 2662
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/920/04920285.pdf
[firstpage_image] =>[orig_patent_app_number] => 274167
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/274167 | Gallium arsenide antenna switch | Nov 20, 1988 | Issued |
Array
(
[id] => 2710853
[patent_doc_number] => 05013931
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-05-07
[patent_title] => 'Programmable triangle wave generator'
[patent_app_type] => 1
[patent_app_number] => 7/271475
[patent_app_country] => US
[patent_app_date] => 1988-11-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4673
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/013/05013931.pdf
[firstpage_image] =>[orig_patent_app_number] => 271475
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/271475 | Programmable triangle wave generator | Nov 14, 1988 | Issued |
| 07/265106 | DELAY STAGE WITH REDUCED VDD DEPENDENCE | Oct 30, 1988 | Abandoned |
| 07/264631 | LOGIC LEVEL DISCRIMINATOR | Oct 30, 1988 | Abandoned |
| 07/263389 | DELAY CIRCUIT FOR INTEGRATED CIRCUIT | Oct 26, 1988 | Abandoned |