Terry D. Cunningham

Array ( [id] => 7268186 [patent_doc_number] => 20040056704 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-03-25 [patent_title] => 'Apparatus for supplying high voltages with low power for solid state detectors and grids' [patent_app_type] => new [patent_app_number] => 10/254989 [patent_app_country] => US [patent_app_date] => 2002-09-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 1154 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 20 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0056/20040056704.pdf [firstpage_image] =>[orig_patent_app_number] => 10254989 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6812127 [patent_doc_number] => 20030071677 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-04-17 [patent_title] => 'Constant current circuit for controlling variation in output current duty caused by the input capacitance of a current mirror circuit' [patent_app_type] => new [patent_app_number] => 10/253878 [patent_app_country] => US [patent_app_date] => 2002-09-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 5073 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 126 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0071/20030071677.pdf [firstpage_image] =>[orig_patent_app_number] => 10253878 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6859242 [patent_doc_number] => 20030090250 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-05-15 [patent_title] => 'Voltage regulator' [patent_app_type] => new [patent_app_number] => 10/253753 [patent_app_country] => US [patent_app_date] => 2002-09-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3726 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 70 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0090/20030090250.pdf [firstpage_image] =>[orig_patent_app_number] => 10253753 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6772739 [patent_doc_number] => 20030016077 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-01-23 [patent_title] => 'Balanced bi-directional current source' [patent_app_type] => new [patent_app_number] => 10/252238 [patent_app_country] => US [patent_app_date] => 2002-09-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4883 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 110 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0016/20030016077.pdf [firstpage_image] =>[orig_patent_app_number] => 10252238 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1338336 [patent_doc_number] => 06597220 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-07-22 [patent_title] => 'Semiconductor integrated circuit device and microcomputer' [patent_app_type] => B2 [patent_app_number] => 10/241505 [patent_app_country] => US [patent_app_date] => 2002-09-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 19 [patent_no_of_words] => 10266 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 231 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/597/06597220.pdf [firstpage_image] =>[orig_patent_app_number] => 10241505 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1190328 [patent_doc_number] => 06734719 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-05-11 [patent_title] => 'Constant voltage generation circuit and semiconductor memory device' [patent_app_type] => B2 [patent_app_number] => 10/238773 [patent_app_country] => US [patent_app_date] => 2002-09-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 22 [patent_no_of_words] => 6654 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 181 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/734/06734719.pdf [firstpage_image] =>[orig_patent_app_number] => 10238773 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7623368 [patent_doc_number] => 06686797 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-02-03 [patent_title] => 'Temperature stable CMOS device' [patent_app_type] => B1 [patent_app_number] => 10/238245 [patent_app_country] => US [patent_app_date] => 2002-09-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 4057 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 5 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/686/06686797.pdf [firstpage_image] =>[orig_patent_app_number] => 10238245 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7273507 [patent_doc_number] => 20040232958 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-11-25 [patent_title] => 'Timing of and minimising external influences on digital signals' [patent_app_type] => new [patent_app_number] => 10/489077 [patent_app_country] => US [patent_app_date] => 2004-03-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2045 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 115 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0232/20040232958.pdf [firstpage_image] =>[orig_patent_app_number] => 10489077 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1154650 [patent_doc_number] => 06771117 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-08-03 [patent_title] => 'Semiconductor device less susceptible to variation in threshold voltage' [patent_app_type] => B2 [patent_app_number] => 10/222998 [patent_app_country] => US [patent_app_date] => 2002-08-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 24 [patent_no_of_words] => 14740 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 98 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/771/06771117.pdf [firstpage_image] =>[orig_patent_app_number] => 10222998 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1246980 [patent_doc_number] => 06677808 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-01-13 [patent_title] => 'CMOS adjustable bandgap reference with low power and low voltage performance' [patent_app_type] => B1 [patent_app_number] => 10/222131 [patent_app_country] => US [patent_app_date] => 2002-08-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 5256 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 353 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/677/06677808.pdf [firstpage_image] =>[orig_patent_app_number] => 10222131 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1121687 [patent_doc_number] => 06798276 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-09-28 [patent_title] => 'Reduced potential generation circuit operable at low power-supply potential' [patent_app_type] => B2 [patent_app_number] => 10/217408 [patent_app_country] => US [patent_app_date] => 2002-08-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 3907 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 324 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/798/06798276.pdf [firstpage_image] =>[orig_patent_app_number] => 10217408 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6672426 [patent_doc_number] => 20030058029 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-03-27 [patent_title] => 'Voltage boosting circuit with two main charge pumps' [patent_app_type] => new [patent_app_number] => 10/218078 [patent_app_country] => US [patent_app_date] => 2002-08-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 5570 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 136 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0058/20030058029.pdf [firstpage_image] =>[orig_patent_app_number] => 10218078 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1151997 [patent_doc_number] => 06774703 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-08-10 [patent_title] => 'Semiconductor device' [patent_app_type] => B2 [patent_app_number] => 10/216730 [patent_app_country] => US [patent_app_date] => 2002-08-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 6132 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 137 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/774/06774703.pdf [firstpage_image] =>[orig_patent_app_number] => 10216730 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1254905 [patent_doc_number] => 06670846 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-12-30 [patent_title] => 'Semiconductor integrated circuit including a filter with adjustable cut-off frequency' [patent_app_type] => B2 [patent_app_number] => 10/216728 [patent_app_country] => US [patent_app_date] => 2002-08-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 7656 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 105 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/670/06670846.pdf [firstpage_image] =>[orig_patent_app_number] => 10216728 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1035486 [patent_doc_number] => 06876249 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-04-05 [patent_title] => 'Circuit and method for a programmable reference voltage' [patent_app_type] => utility [patent_app_number] => 10/217497 [patent_app_country] => US [patent_app_date] => 2002-08-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4771 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 133 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/876/06876249.pdf [firstpage_image] =>[orig_patent_app_number] => 10217497 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6686760 [patent_doc_number] => 20030030483 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-02-13 [patent_title] => 'Semiconductor device' [patent_app_type] => new [patent_app_number] => 10/216318 [patent_app_country] => US [patent_app_date] => 2002-08-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 6412 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 142 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0030/20030030483.pdf [firstpage_image] =>[orig_patent_app_number] => 10216318 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7370988 [patent_doc_number] => 20040027186 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-02-12 [patent_title] => 'SYSTEM AND METHOD FOR IMPLEMENTING SOFT POWER UP' [patent_app_type] => new [patent_app_number] => 10/215422 [patent_app_country] => US [patent_app_date] => 2002-08-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 5343 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 84 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0027/20040027186.pdf [firstpage_image] =>[orig_patent_app_number] => 10215422 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1182956 [patent_doc_number] => 06741120 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-05-25 [patent_title] => 'Low power active filter and method' [patent_app_type] => B1 [patent_app_number] => 10/213483 [patent_app_country] => US [patent_app_date] => 2002-08-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 8 [patent_no_of_words] => 8077 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 107 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/741/06741120.pdf [firstpage_image] =>[orig_patent_app_number] => 10213483 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 791001 [patent_doc_number] => 06985026 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-01-10 [patent_title] => 'Semiconductor integrated circuit device and cellular terminal using the same' [patent_app_type] => utility [patent_app_number] => 10/485988 [patent_app_country] => US [patent_app_date] => 2002-08-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 6556 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 240 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/985/06985026.pdf [firstpage_image] =>[orig_patent_app_number] => 10485988 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1249297 [patent_doc_number] => 06674321 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-01-06 [patent_title] => 'Circuit configuration for DC-biased capacitors' [patent_app_type] => B1 [patent_app_number] => 10/211765 [patent_app_country] => US [patent_app_date] => 2002-08-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 11 [patent_no_of_words] => 4597 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 132 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/674/06674321.pdf [firstpage_image] =>[orig_patent_app_number] => 10211765 [rel_patent_id] =>[rel_patent_doc_number] =>)