
Tesfaldet Bocure
Examiner (ID: 4660)
| Most Active Art Unit | 2611 |
| Art Unit(s) | 2614, 2633, 2634, 0, 2731, 2631, 2603, 2611 |
| Total Applications | 2324 |
| Issued Applications | 2050 |
| Pending Applications | 117 |
| Abandoned Applications | 162 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 2990968
[patent_doc_number] => 05253273
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-10-12
[patent_title] => 'ISDN \"S\" signal detection and display apparatus'
[patent_app_type] => 1
[patent_app_number] => 7/761665
[patent_app_country] => US
[patent_app_date] => 1991-09-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 5
[patent_no_of_words] => 2272
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 170
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/253/05253273.pdf
[firstpage_image] =>[orig_patent_app_number] => 761665
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/761665 | ISDN "S" signal detection and display apparatus | Sep 17, 1991 | Issued |
Array
(
[id] => 3033633
[patent_doc_number] => 05327457
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-07-05
[patent_title] => 'Operation indicative background noise in a digital receiver'
[patent_app_type] => 1
[patent_app_number] => 7/759334
[patent_app_country] => US
[patent_app_date] => 1991-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 1967
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/327/05327457.pdf
[firstpage_image] =>[orig_patent_app_number] => 759334
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/759334 | Operation indicative background noise in a digital receiver | Sep 12, 1991 | Issued |
Array
(
[id] => 2990864
[patent_doc_number] => 05253269
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-10-12
[patent_title] => 'Delta-coded lag information for use in a speech coder'
[patent_app_type] => 1
[patent_app_number] => 7/755265
[patent_app_country] => US
[patent_app_date] => 1991-09-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 7
[patent_no_of_words] => 3912
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 208
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/253/05253269.pdf
[firstpage_image] =>[orig_patent_app_number] => 755265
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/755265 | Delta-coded lag information for use in a speech coder | Sep 4, 1991 | Issued |
Array
(
[id] => 2999543
[patent_doc_number] => 05267269
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-11-30
[patent_title] => 'System and method employing predetermined waveforms for transmit equalization'
[patent_app_type] => 1
[patent_app_number] => 7/754604
[patent_app_country] => US
[patent_app_date] => 1991-09-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 3235
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/267/05267269.pdf
[firstpage_image] =>[orig_patent_app_number] => 754604
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/754604 | System and method employing predetermined waveforms for transmit equalization | Sep 3, 1991 | Issued |
Array
(
[id] => 3112860
[patent_doc_number] => 05315622
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-05-24
[patent_title] => 'Data circuit terminating equipment (DCE) including timing arrangements circuits controlled by processing means'
[patent_app_type] => 1
[patent_app_number] => 7/754104
[patent_app_country] => US
[patent_app_date] => 1991-09-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 9
[patent_no_of_words] => 10304
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/315/05315622.pdf
[firstpage_image] =>[orig_patent_app_number] => 754104
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/754104 | Data circuit terminating equipment (DCE) including timing arrangements circuits controlled by processing means | Sep 2, 1991 | Issued |
Array
(
[id] => 3061509
[patent_doc_number] => 05283811
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-02-01
[patent_title] => 'Decision feedback equalization for digital cellular radio'
[patent_app_type] => 1
[patent_app_number] => 7/754105
[patent_app_country] => US
[patent_app_date] => 1991-09-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6777
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 10
[patent_words_short_claim] => 151
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/283/05283811.pdf
[firstpage_image] =>[orig_patent_app_number] => 754105
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/754105 | Decision feedback equalization for digital cellular radio | Sep 2, 1991 | Issued |
Array
(
[id] => 3109580
[patent_doc_number] => 05319680
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-06-07
[patent_title] => 'Phase locked loop synchronization system for use in data communications'
[patent_app_type] => 1
[patent_app_number] => 7/753704
[patent_app_country] => US
[patent_app_date] => 1991-09-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 12
[patent_no_of_words] => 6350
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 181
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/319/05319680.pdf
[firstpage_image] =>[orig_patent_app_number] => 753704
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/753704 | Phase locked loop synchronization system for use in data communications | Sep 2, 1991 | Issued |
Array
(
[id] => 2900333
[patent_doc_number] => 05239558
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-08-24
[patent_title] => 'Pulse code modulation circuit'
[patent_app_type] => 1
[patent_app_number] => 7/751534
[patent_app_country] => US
[patent_app_date] => 1991-08-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 2
[patent_no_of_words] => 1910
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 178
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/239/05239558.pdf
[firstpage_image] =>[orig_patent_app_number] => 751534
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/751534 | Pulse code modulation circuit | Aug 28, 1991 | Issued |
Array
(
[id] => 2974887
[patent_doc_number] => 05274677
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-12-28
[patent_title] => 'Clock distribution system'
[patent_app_type] => 1
[patent_app_number] => 7/752124
[patent_app_country] => US
[patent_app_date] => 1991-08-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 2226
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 164
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/274/05274677.pdf
[firstpage_image] =>[orig_patent_app_number] => 752124
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/752124 | Clock distribution system | Aug 28, 1991 | Issued |
Array
(
[id] => 2961797
[patent_doc_number] => 05263056
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-11-16
[patent_title] => 'Justification decision circuit for an arrangement for bit rate adjustment'
[patent_app_type] => 1
[patent_app_number] => 7/751365
[patent_app_country] => US
[patent_app_date] => 1991-08-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 4112
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 200
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/263/05263056.pdf
[firstpage_image] =>[orig_patent_app_number] => 751365
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/751365 | Justification decision circuit for an arrangement for bit rate adjustment | Aug 28, 1991 | Issued |
Array
(
[id] => 2967181
[patent_doc_number] => 05243627
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-09-07
[patent_title] => 'Signal point interleaving technique'
[patent_app_type] => 1
[patent_app_number] => 7/748594
[patent_app_country] => US
[patent_app_date] => 1991-08-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 5969
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 131
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/243/05243627.pdf
[firstpage_image] =>[orig_patent_app_number] => 748594
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/748594 | Signal point interleaving technique | Aug 21, 1991 | Issued |
Array
(
[id] => 2978694
[patent_doc_number] => 05202899
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-04-13
[patent_title] => 'Apparatus for providing dynamic selection of modem protocol to support multiple modem types'
[patent_app_type] => 1
[patent_app_number] => 7/746395
[patent_app_country] => US
[patent_app_date] => 1991-08-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 2989
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 358
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/202/05202899.pdf
[firstpage_image] =>[orig_patent_app_number] => 746395
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/746395 | Apparatus for providing dynamic selection of modem protocol to support multiple modem types | Aug 15, 1991 | Issued |
Array
(
[id] => 3076249
[patent_doc_number] => 05295156
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-03-15
[patent_title] => 'Modem'
[patent_app_type] => 1
[patent_app_number] => 7/745014
[patent_app_country] => US
[patent_app_date] => 1991-08-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 6232
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/295/05295156.pdf
[firstpage_image] =>[orig_patent_app_number] => 745014
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/745014 | Modem | Aug 13, 1991 | Issued |
Array
(
[id] => 2897632
[patent_doc_number] => 05214670
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-05-25
[patent_title] => 'Equalization system and method for equalizing a base-band telecommunication line'
[patent_app_type] => 1
[patent_app_number] => 7/743665
[patent_app_country] => US
[patent_app_date] => 1991-08-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4645
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/214/05214670.pdf
[firstpage_image] =>[orig_patent_app_number] => 743665
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/743665 | Equalization system and method for equalizing a base-band telecommunication line | Aug 11, 1991 | Issued |
Array
(
[id] => 3040444
[patent_doc_number] => 05349610
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-09-20
[patent_title] => 'Digital data detecting and synchronizing circuit'
[patent_app_type] => 1
[patent_app_number] => 7/741060
[patent_app_country] => US
[patent_app_date] => 1991-08-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 13
[patent_no_of_words] => 13231
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/349/05349610.pdf
[firstpage_image] =>[orig_patent_app_number] => 741060
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/741060 | Digital data detecting and synchronizing circuit | Aug 5, 1991 | Issued |
Array
(
[id] => 2953885
[patent_doc_number] => 05224126
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-06-29
[patent_title] => 'Phase ambiguity resolution for manchester-encoded data'
[patent_app_type] => 1
[patent_app_number] => 7/738695
[patent_app_country] => US
[patent_app_date] => 1991-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 1870
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 152
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/224/05224126.pdf
[firstpage_image] =>[orig_patent_app_number] => 738695
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/738695 | Phase ambiguity resolution for manchester-encoded data | Jul 30, 1991 | Issued |
Array
(
[id] => 2914106
[patent_doc_number] => 05249200
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-09-28
[patent_title] => 'Device and method for combining precoding with symbol-rate spectral shaping'
[patent_app_type] => 1
[patent_app_number] => 7/737874
[patent_app_country] => US
[patent_app_date] => 1991-07-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 16
[patent_no_of_words] => 8238
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 147
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/249/05249200.pdf
[firstpage_image] =>[orig_patent_app_number] => 737874
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/737874 | Device and method for combining precoding with symbol-rate spectral shaping | Jul 29, 1991 | Issued |
Array
(
[id] => 3105069
[patent_doc_number] => 05313500
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-05-17
[patent_title] => 'Frame synchronization circuit comprising a series-to-parallel converter'
[patent_app_type] => 1
[patent_app_number] => 7/735732
[patent_app_country] => US
[patent_app_date] => 1991-07-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 11
[patent_no_of_words] => 7846
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 352
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/313/05313500.pdf
[firstpage_image] =>[orig_patent_app_number] => 735732
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/735732 | Frame synchronization circuit comprising a series-to-parallel converter | Jul 24, 1991 | Issued |
Array
(
[id] => 2949555
[patent_doc_number] => 05260975
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-11-09
[patent_title] => 'Digital demodulator'
[patent_app_type] => 1
[patent_app_number] => 7/720505
[patent_app_country] => US
[patent_app_date] => 1991-07-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 46
[patent_no_of_words] => 14974
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 199
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/260/05260975.pdf
[firstpage_image] =>[orig_patent_app_number] => 720505
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/720505 | Digital demodulator | Jul 24, 1991 | Issued |
Array
(
[id] => 2906353
[patent_doc_number] => 05241567
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-08-31
[patent_title] => 'Circuit for demodulating PSK modulation signals'
[patent_app_type] => 1
[patent_app_number] => 7/724184
[patent_app_country] => US
[patent_app_date] => 1991-07-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3563
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 165
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/241/05241567.pdf
[firstpage_image] =>[orig_patent_app_number] => 724184
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/724184 | Circuit for demodulating PSK modulation signals | Jun 30, 1991 | Issued |