
Thai Q. Phan
Examiner (ID: 12245, Phone: (571)272-3783 , Office: P/2128 )
| Most Active Art Unit | 2128 |
| Art Unit(s) | 2128, 2123, 2304, 2763, 2147 |
| Total Applications | 1608 |
| Issued Applications | 1367 |
| Pending Applications | 67 |
| Abandoned Applications | 183 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 8108555
[patent_doc_number] => 08155931
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-04-10
[patent_title] => 'Use of taxonomized analytics reference model'
[patent_app_type] => utility
[patent_app_number] => 12/324462
[patent_app_country] => US
[patent_app_date] => 2008-11-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 24
[patent_no_of_words] => 18693
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 314
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/155/08155931.pdf
[firstpage_image] =>[orig_patent_app_number] => 12324462
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/324462 | Use of taxonomized analytics reference model | Nov 25, 2008 | Issued |
Array
(
[id] => 213083
[patent_doc_number] => 07624001
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-11-24
[patent_title] => 'Analysis method, program for performing the method, and information processing apparatus'
[patent_app_type] => utility
[patent_app_number] => 12/267348
[patent_app_country] => US
[patent_app_date] => 2008-11-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 27
[patent_no_of_words] => 16444
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 154
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/624/07624001.pdf
[firstpage_image] =>[orig_patent_app_number] => 12267348
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/267348 | Analysis method, program for performing the method, and information processing apparatus | Nov 6, 2008 | Issued |
Array
(
[id] => 8021611
[patent_doc_number] => 08140316
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-03-20
[patent_title] => 'Systems and methods for improving digital system simulation speed by clock phase gating'
[patent_app_type] => utility
[patent_app_number] => 12/265661
[patent_app_country] => US
[patent_app_date] => 2008-11-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 4789
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/140/08140316.pdf
[firstpage_image] =>[orig_patent_app_number] => 12265661
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/265661 | Systems and methods for improving digital system simulation speed by clock phase gating | Nov 4, 2008 | Issued |
Array
(
[id] => 7733754
[patent_doc_number] => 08103490
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-01-24
[patent_title] => 'Method to aid the design of a system architecture'
[patent_app_type] => utility
[patent_app_number] => 12/288352
[patent_app_country] => US
[patent_app_date] => 2008-10-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 21
[patent_no_of_words] => 7898
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/103/08103490.pdf
[firstpage_image] =>[orig_patent_app_number] => 12288352
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/288352 | Method to aid the design of a system architecture | Oct 16, 2008 | Issued |
Array
(
[id] => 5437058
[patent_doc_number] => 20090171645
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-07-02
[patent_title] => 'LOGIC SIMULATOR AND LOGIC SIMULATION METHOD'
[patent_app_type] => utility
[patent_app_number] => 12/252362
[patent_app_country] => US
[patent_app_date] => 2008-10-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6560
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0171/20090171645.pdf
[firstpage_image] =>[orig_patent_app_number] => 12252362
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/252362 | Logic simulator and logic simulation method | Oct 15, 2008 | Issued |
Array
(
[id] => 4641546
[patent_doc_number] => 08019578
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-09-13
[patent_title] => 'Simulation method of electromagnetic field and circuit analysis on first and second targets coupled together by a circuit element simulation apparatus, and computer-readable medium storing simulation program for performing the method'
[patent_app_type] => utility
[patent_app_number] => 12/252188
[patent_app_country] => US
[patent_app_date] => 2008-10-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 18
[patent_no_of_words] => 9264
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 246
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/019/08019578.pdf
[firstpage_image] =>[orig_patent_app_number] => 12252188
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/252188 | Simulation method of electromagnetic field and circuit analysis on first and second targets coupled together by a circuit element simulation apparatus, and computer-readable medium storing simulation program for performing the method | Oct 14, 2008 | Issued |
Array
(
[id] => 4606101
[patent_doc_number] => 07987086
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-07-26
[patent_title] => 'Software entity for the creation of a hybrid cycle simulation model'
[patent_app_type] => utility
[patent_app_number] => 12/248951
[patent_app_country] => US
[patent_app_date] => 2008-10-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 12955
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 308
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/987/07987086.pdf
[firstpage_image] =>[orig_patent_app_number] => 12248951
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/248951 | Software entity for the creation of a hybrid cycle simulation model | Oct 9, 2008 | Issued |
Array
(
[id] => 5286157
[patent_doc_number] => 20090099832
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-04-16
[patent_title] => 'SYSTEMS AND METHODS FOR AUTOMATICALLY CONVERTING CAD DRAWING FILES INTO INTELLIGENT OBJECTS WITH DATABASE CONNECTIVITY FOR THE DESIGN, ANALYSIS, AND SIMULATION OF ELECTRICAL POWER SYSTEMS'
[patent_app_type] => utility
[patent_app_number] => 12/247873
[patent_app_country] => US
[patent_app_date] => 2008-10-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 35
[patent_figures_cnt] => 35
[patent_no_of_words] => 35265
[patent_no_of_claims] => 58
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0099/20090099832.pdf
[firstpage_image] =>[orig_patent_app_number] => 12247873
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/247873 | Systems and methods for automatically converting CAD drawing files into intelligent objects with database connectivity for the design, analysis, and simulation of electrical power systems | Oct 7, 2008 | Issued |
Array
(
[id] => 7992279
[patent_doc_number] => 08078445
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-12-13
[patent_title] => 'Load characterization in servo drive systems'
[patent_app_type] => utility
[patent_app_number] => 12/242367
[patent_app_country] => US
[patent_app_date] => 2008-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 10
[patent_no_of_words] => 6996
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/078/08078445.pdf
[firstpage_image] =>[orig_patent_app_number] => 12242367
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/242367 | Load characterization in servo drive systems | Sep 29, 2008 | Issued |
Array
(
[id] => 6383185
[patent_doc_number] => 20100082315
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-04-01
[patent_title] => 'INTERFACE BETWEEN A VERIFICATION ENVIRONMENT AND A HARDWARE ACCELERATION ENGINE'
[patent_app_type] => utility
[patent_app_number] => 12/242491
[patent_app_country] => US
[patent_app_date] => 2008-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4830
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0082/20100082315.pdf
[firstpage_image] =>[orig_patent_app_number] => 12242491
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/242491 | Interface between a verification environment and a hardware acceleration engine | Sep 29, 2008 | Issued |
Array
(
[id] => 8032723
[patent_doc_number] => 08145456
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-03-27
[patent_title] => 'Optimizing a prediction of resource usage of an application in a virtual environment'
[patent_app_type] => utility
[patent_app_number] => 12/241998
[patent_app_country] => US
[patent_app_date] => 2008-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 12
[patent_no_of_words] => 7245
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 188
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/145/08145456.pdf
[firstpage_image] =>[orig_patent_app_number] => 12241998
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/241998 | Optimizing a prediction of resource usage of an application in a virtual environment | Sep 29, 2008 | Issued |
Array
(
[id] => 4602408
[patent_doc_number] => 07979247
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-07-12
[patent_title] => 'System, method and computer program product for developing a system-of-systems architecture model'
[patent_app_type] => utility
[patent_app_number] => 12/238853
[patent_app_country] => US
[patent_app_date] => 2008-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 25
[patent_no_of_words] => 21980
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 226
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/979/07979247.pdf
[firstpage_image] =>[orig_patent_app_number] => 12238853
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/238853 | System, method and computer program product for developing a system-of-systems architecture model | Sep 25, 2008 | Issued |
Array
(
[id] => 8958541
[patent_doc_number] => 08504330
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-08-06
[patent_title] => 'Parallelizing bounded model checking using tunnels over a distributed framework'
[patent_app_type] => utility
[patent_app_number] => 12/236684
[patent_app_country] => US
[patent_app_date] => 2008-09-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 5718
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12236684
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/236684 | Parallelizing bounded model checking using tunnels over a distributed framework | Sep 23, 2008 | Issued |
Array
(
[id] => 5325126
[patent_doc_number] => 20090063116
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-03-05
[patent_title] => 'Computational radiator flow distribution method'
[patent_app_type] => utility
[patent_app_number] => 12/229777
[patent_app_country] => US
[patent_app_date] => 2008-08-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 7480
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0063/20090063116.pdf
[firstpage_image] =>[orig_patent_app_number] => 12229777
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/229777 | Computational radiator flow distribution method | Aug 25, 2008 | Issued |
Array
(
[id] => 6486834
[patent_doc_number] => 20100042390
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-02-18
[patent_title] => 'Method and apparatus for designing any-to-any optical signal-to-noise ratio in optical networks'
[patent_app_type] => utility
[patent_app_number] => 12/228762
[patent_app_country] => US
[patent_app_date] => 2008-08-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 3776
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0042/20100042390.pdf
[firstpage_image] =>[orig_patent_app_number] => 12228762
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/228762 | Method and apparatus for designing any-to-any optical signal-to-noise ratio in optical networks | Aug 14, 2008 | Issued |
Array
(
[id] => 8246794
[patent_doc_number] => 08204733
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-06-19
[patent_title] => 'Power testing apparatus for universal serial bus interface'
[patent_app_type] => utility
[patent_app_number] => 12/192092
[patent_app_country] => US
[patent_app_date] => 2008-08-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 1301
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 152
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/204/08204733.pdf
[firstpage_image] =>[orig_patent_app_number] => 12192092
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/192092 | Power testing apparatus for universal serial bus interface | Aug 13, 2008 | Issued |
Array
(
[id] => 8878280
[patent_doc_number] => 08473262
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-06-25
[patent_title] => 'Self-cleaning submerged instrumentation'
[patent_app_type] => utility
[patent_app_number] => 12/228687
[patent_app_country] => US
[patent_app_date] => 2008-08-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 21
[patent_no_of_words] => 16969
[patent_no_of_claims] => 67
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 64
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12228687
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/228687 | Self-cleaning submerged instrumentation | Aug 13, 2008 | Issued |
Array
(
[id] => 7547506
[patent_doc_number] => 08055486
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-11-08
[patent_title] => 'Power delivery analysis and design'
[patent_app_type] => utility
[patent_app_number] => 12/187164
[patent_app_country] => US
[patent_app_date] => 2008-08-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2338
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 152
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/055/08055486.pdf
[firstpage_image] =>[orig_patent_app_number] => 12187164
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/187164 | Power delivery analysis and design | Aug 5, 2008 | Issued |
Array
(
[id] => 4508459
[patent_doc_number] => 07949511
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-05-24
[patent_title] => 'System and method for tunneling and slicing based BMC decomposition'
[patent_app_type] => utility
[patent_app_number] => 12/183387
[patent_app_country] => US
[patent_app_date] => 2008-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 7634
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/949/07949511.pdf
[firstpage_image] =>[orig_patent_app_number] => 12183387
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/183387 | System and method for tunneling and slicing based BMC decomposition | Jul 30, 2008 | Issued |
Array
(
[id] => 5429723
[patent_doc_number] => 20090089033
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-04-02
[patent_title] => 'METHOD AND DEVICE FOR DETERMINING THE LIFE EXPECTANCY OF COMPONENTS WHILE IN OPERATION'
[patent_app_type] => utility
[patent_app_number] => 12/182298
[patent_app_country] => US
[patent_app_date] => 2008-07-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 4151
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0089/20090089033.pdf
[firstpage_image] =>[orig_patent_app_number] => 12182298
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/182298 | Method and device for determining the life expectancy of components while in operation | Jul 29, 2008 | Issued |