
Thai Q. Phan
Examiner (ID: 7005)
| Most Active Art Unit | 2128 |
| Art Unit(s) | 2304, 2128, 2123, 2763, 2147 |
| Total Applications | 1608 |
| Issued Applications | 1365 |
| Pending Applications | 67 |
| Abandoned Applications | 183 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 8108553
[patent_doc_number] => 08155930
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-04-10
[patent_title] => 'Simulation apparatus, method and program'
[patent_app_type] => utility
[patent_app_number] => 12/306897
[patent_app_country] => US
[patent_app_date] => 2007-06-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 6621
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 209
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/155/08155930.pdf
[firstpage_image] =>[orig_patent_app_number] => 12306897
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/306897 | Simulation apparatus, method and program | Jun 11, 2007 | Issued |
Array
(
[id] => 105997
[patent_doc_number] => 07729893
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-06-01
[patent_title] => 'Methods, media, and means for forming asynchronous logic networks'
[patent_app_type] => utility
[patent_app_number] => 12/301359
[patent_app_country] => US
[patent_app_date] => 2007-05-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 24
[patent_no_of_words] => 8907
[patent_no_of_claims] => 48
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/729/07729893.pdf
[firstpage_image] =>[orig_patent_app_number] => 12301359
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/301359 | Methods, media, and means for forming asynchronous logic networks | May 23, 2007 | Issued |
Array
(
[id] => 4496460
[patent_doc_number] => 07885793
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-02-08
[patent_title] => 'Method and system for developing a conceptual model to facilitate generating a business-aligned information technology solution'
[patent_app_type] => utility
[patent_app_number] => 11/751951
[patent_app_country] => US
[patent_app_date] => 2007-05-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 15398
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 1024
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/885/07885793.pdf
[firstpage_image] =>[orig_patent_app_number] => 11751951
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/751951 | Method and system for developing a conceptual model to facilitate generating a business-aligned information technology solution | May 21, 2007 | Issued |
Array
(
[id] => 4841511
[patent_doc_number] => 20080281997
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-11-13
[patent_title] => 'Low Latency, High Bandwidth Data Communications Between Compute Nodes in a Parallel Computer'
[patent_app_type] => utility
[patent_app_number] => 11/746333
[patent_app_country] => US
[patent_app_date] => 2007-05-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 10179
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0281/20080281997.pdf
[firstpage_image] =>[orig_patent_app_number] => 11746333
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/746333 | Low latency, high bandwidth data communications between compute nodes in a parallel computer | May 8, 2007 | Issued |
Array
(
[id] => 4841088
[patent_doc_number] => 20080281574
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-11-13
[patent_title] => 'SYSTEM AND METHOD FOR GLITCH ANALYSIS IN CIRCUITS'
[patent_app_type] => utility
[patent_app_number] => 11/745085
[patent_app_country] => US
[patent_app_date] => 2007-05-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 3671
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0281/20080281574.pdf
[firstpage_image] =>[orig_patent_app_number] => 11745085
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/745085 | System and method for glitch analysis in circuits | May 6, 2007 | Issued |
Array
(
[id] => 4961255
[patent_doc_number] => 20080275680
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-11-06
[patent_title] => 'Systems and methods for simulating vehicle operation'
[patent_app_type] => utility
[patent_app_number] => 11/800196
[patent_app_country] => US
[patent_app_date] => 2007-05-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 1886
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0275/20080275680.pdf
[firstpage_image] =>[orig_patent_app_number] => 11800196
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/800196 | Systems and methods for simulating vehicle operation | May 3, 2007 | Issued |
Array
(
[id] => 4862141
[patent_doc_number] => 20080270748
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-10-30
[patent_title] => 'HARDWARE SIMULATION ACCELERATOR DESIGN AND METHOD THAT EXPLOITS A PARALLEL STRUCTURE OF USER MODELS TO SUPPORT A LARGER USER MODEL SIZE'
[patent_app_type] => utility
[patent_app_number] => 11/742100
[patent_app_country] => US
[patent_app_date] => 2007-04-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3228
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0270/20080270748.pdf
[firstpage_image] =>[orig_patent_app_number] => 11742100
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/742100 | Hardware simulation accelerator design and method that exploits a parallel structure of user models to support a larger user model size | Apr 29, 2007 | Issued |
Array
(
[id] => 4591055
[patent_doc_number] => 07835900
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-11-16
[patent_title] => 'Emulated tape-based storage media'
[patent_app_type] => utility
[patent_app_number] => 11/741086
[patent_app_country] => US
[patent_app_date] => 2007-04-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 5113
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/835/07835900.pdf
[firstpage_image] =>[orig_patent_app_number] => 11741086
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/741086 | Emulated tape-based storage media | Apr 26, 2007 | Issued |
Array
(
[id] => 47765
[patent_doc_number] => 07778808
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-08-17
[patent_title] => 'Geospatial modeling system providing data thinning of geospatial data points and related methods'
[patent_app_type] => utility
[patent_app_number] => 11/739166
[patent_app_country] => US
[patent_app_date] => 2007-04-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 11
[patent_no_of_words] => 3779
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/778/07778808.pdf
[firstpage_image] =>[orig_patent_app_number] => 11739166
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/739166 | Geospatial modeling system providing data thinning of geospatial data points and related methods | Apr 23, 2007 | Issued |
Array
(
[id] => 5226270
[patent_doc_number] => 20070255537
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-11-01
[patent_title] => 'CAD system and designing/analyzing method'
[patent_app_type] => utility
[patent_app_number] => 11/785499
[patent_app_country] => US
[patent_app_date] => 2007-04-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2660
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0255/20070255537.pdf
[firstpage_image] =>[orig_patent_app_number] => 11785499
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/785499 | CAD system and designing/analyzing method | Apr 17, 2007 | Issued |
Array
(
[id] => 5070972
[patent_doc_number] => 20070192074
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-08-16
[patent_title] => 'METHODS AND SYSTEMS FOR DESIGNING AND/OR SELECTING DRILLING EQUIPMENT USING PREDICTIONS OF ROTARY DRILL BIT WALK'
[patent_app_type] => utility
[patent_app_number] => 11/737065
[patent_app_country] => US
[patent_app_date] => 2007-04-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 22
[patent_no_of_words] => 24862
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0192/20070192074.pdf
[firstpage_image] =>[orig_patent_app_number] => 11737065
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/737065 | Methods and systems for designing and/or selecting drilling equipment using predictions of rotary drill bit walk | Apr 17, 2007 | Issued |
Array
(
[id] => 5260330
[patent_doc_number] => 20070213962
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-09-13
[patent_title] => 'Simulation of objects in imaging using edge domain decomposition'
[patent_app_type] => utility
[patent_app_number] => 11/724901
[patent_app_country] => US
[patent_app_date] => 2007-03-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 24
[patent_no_of_words] => 10609
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0213/20070213962.pdf
[firstpage_image] =>[orig_patent_app_number] => 11724901
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/724901 | Simulation of objects in imaging using edge domain decomposition | Mar 15, 2007 | Issued |
Array
(
[id] => 4780720
[patent_doc_number] => 20080288719
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-11-20
[patent_title] => 'Memory Tracing in an Emulation Environment'
[patent_app_type] => utility
[patent_app_number] => 12/094392
[patent_app_country] => US
[patent_app_date] => 2007-02-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 3900
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0288/20080288719.pdf
[firstpage_image] =>[orig_patent_app_number] => 12094392
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/094392 | Memory tracing in an emulation environment | Feb 20, 2007 | Issued |
Array
(
[id] => 5369381
[patent_doc_number] => 20090306940
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-12-10
[patent_title] => 'Method for Planning Sheet Pile Wall Sections'
[patent_app_type] => utility
[patent_app_number] => 12/224580
[patent_app_country] => US
[patent_app_date] => 2007-02-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 5009
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0306/20090306940.pdf
[firstpage_image] =>[orig_patent_app_number] => 12224580
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/224580 | Method for planning sheet pile wall sections | Feb 17, 2007 | Issued |
Array
(
[id] => 4874394
[patent_doc_number] => 20080201128
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-08-21
[patent_title] => 'Method and System for Performing Ternary Verification'
[patent_app_type] => utility
[patent_app_number] => 11/675698
[patent_app_country] => US
[patent_app_date] => 2007-02-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2856
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0201/20080201128.pdf
[firstpage_image] =>[orig_patent_app_number] => 11675698
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/675698 | Method and system for performing ternary verification | Feb 15, 2007 | Issued |
Array
(
[id] => 117076
[patent_doc_number] => 07716023
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-05-11
[patent_title] => 'Multidimensional process corner derivation using surrogate based simultaneous yield analysis'
[patent_app_type] => utility
[patent_app_number] => 11/674572
[patent_app_country] => US
[patent_app_date] => 2007-02-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 12860
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 140
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/716/07716023.pdf
[firstpage_image] =>[orig_patent_app_number] => 11674572
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/674572 | Multidimensional process corner derivation using surrogate based simultaneous yield analysis | Feb 12, 2007 | Issued |
Array
(
[id] => 4606089
[patent_doc_number] => 07987074
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-07-26
[patent_title] => 'Efficient computation method for electromagnetic modeling'
[patent_app_type] => utility
[patent_app_number] => 12/161991
[patent_app_country] => US
[patent_app_date] => 2007-02-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 10874
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 47
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/987/07987074.pdf
[firstpage_image] =>[orig_patent_app_number] => 12161991
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/161991 | Efficient computation method for electromagnetic modeling | Feb 11, 2007 | Issued |
Array
(
[id] => 5047149
[patent_doc_number] => 20070265823
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-11-15
[patent_title] => 'CIRCUIT EMULATION WITH STATE RECOVERY'
[patent_app_type] => utility
[patent_app_number] => 11/673368
[patent_app_country] => US
[patent_app_date] => 2007-02-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 7892
[patent_no_of_claims] => 33
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0265/20070265823.pdf
[firstpage_image] =>[orig_patent_app_number] => 11673368
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/673368 | Circuit emulation with state recovery | Feb 8, 2007 | Issued |
Array
(
[id] => 4956066
[patent_doc_number] => 20080189090
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-08-07
[patent_title] => 'System and Method for Determining a Guard Band for an Operating Voltage of an Integrated Circuit Device'
[patent_app_type] => utility
[patent_app_number] => 11/671852
[patent_app_country] => US
[patent_app_date] => 2007-02-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 7003
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0189/20080189090.pdf
[firstpage_image] =>[orig_patent_app_number] => 11671852
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/671852 | System and Method for Determining a Guard Band for an Operating Voltage of an Integrated Circuit Device | Feb 5, 2007 | Abandoned |
Array
(
[id] => 8148845
[patent_doc_number] => 08165865
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-04-24
[patent_title] => 'Modeling and simulation method'
[patent_app_type] => utility
[patent_app_number] => 12/161559
[patent_app_country] => US
[patent_app_date] => 2007-01-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 9369
[patent_no_of_claims] => 37
[patent_no_of_ind_claims] => 10
[patent_words_short_claim] => 48
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/165/08165865.pdf
[firstpage_image] =>[orig_patent_app_number] => 12161559
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/161559 | Modeling and simulation method | Jan 17, 2007 | Issued |