
Thai Q. Phan
Examiner (ID: 12245, Phone: (571)272-3783 , Office: P/2128 )
| Most Active Art Unit | 2128 |
| Art Unit(s) | 2128, 2123, 2304, 2763, 2147 |
| Total Applications | 1608 |
| Issued Applications | 1367 |
| Pending Applications | 67 |
| Abandoned Applications | 183 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 5037572
[patent_doc_number] => 20070089854
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-04-26
[patent_title] => 'Energy efficient air handling system for cleanrooms'
[patent_app_type] => utility
[patent_app_number] => 11/246954
[patent_app_country] => US
[patent_app_date] => 2005-10-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 4551
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0089/20070089854.pdf
[firstpage_image] =>[orig_patent_app_number] => 11246954
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/246954 | Energy efficient air handling system for cleanrooms | Oct 10, 2005 | Issued |
Array
(
[id] => 5173095
[patent_doc_number] => 20070073529
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-03-29
[patent_title] => 'Apparatus and method for composite behavioral modeling for multiple-sourced integrated circuits'
[patent_app_type] => utility
[patent_app_number] => 11/239600
[patent_app_country] => US
[patent_app_date] => 2005-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3218
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0073/20070073529.pdf
[firstpage_image] =>[orig_patent_app_number] => 11239600
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/239600 | Apparatus and method for composite behavioral modeling for multiple-sourced integrated circuits | Sep 28, 2005 | Issued |
Array
(
[id] => 8692617
[patent_doc_number] => 08392151
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2013-03-05
[patent_title] => 'Preview of an object in graphical modeling environments'
[patent_app_type] => utility
[patent_app_number] => 11/237182
[patent_app_country] => US
[patent_app_date] => 2005-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 15
[patent_no_of_words] => 4799
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 11237182
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/237182 | Preview of an object in graphical modeling environments | Sep 27, 2005 | Issued |
Array
(
[id] => 320658
[patent_doc_number] => 07523030
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-04-21
[patent_title] => 'Simulation system and computer program'
[patent_app_type] => utility
[patent_app_number] => 11/236679
[patent_app_country] => US
[patent_app_date] => 2005-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 7943
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/523/07523030.pdf
[firstpage_image] =>[orig_patent_app_number] => 11236679
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/236679 | Simulation system and computer program | Sep 27, 2005 | Issued |
Array
(
[id] => 5108272
[patent_doc_number] => 20070067150
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-03-22
[patent_title] => 'Method and apparatus to provide alternative stimulus to signals internal to a model actively running on a logic simulation hardware emulator'
[patent_app_type] => utility
[patent_app_number] => 11/232765
[patent_app_country] => US
[patent_app_date] => 2005-09-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5854
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0067/20070067150.pdf
[firstpage_image] =>[orig_patent_app_number] => 11232765
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/232765 | Method and apparatus to provide alternative stimulus to signals internal to a model actively running on a logic simulation hardware emulator | Sep 21, 2005 | Issued |
Array
(
[id] => 872705
[patent_doc_number] => 07366652
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-04-29
[patent_title] => 'Method of programming a co-verification system'
[patent_app_type] => utility
[patent_app_number] => 11/230999
[patent_app_country] => US
[patent_app_date] => 2005-09-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 20
[patent_no_of_words] => 13794
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 364
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/366/07366652.pdf
[firstpage_image] =>[orig_patent_app_number] => 11230999
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/230999 | Method of programming a co-verification system | Sep 18, 2005 | Issued |
Array
(
[id] => 5058202
[patent_doc_number] => 20070061124
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-03-15
[patent_title] => 'Method for the creation of a hybrid cycle simulation model'
[patent_app_type] => utility
[patent_app_number] => 11/225689
[patent_app_country] => US
[patent_app_date] => 2005-09-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 12923
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0061/20070061124.pdf
[firstpage_image] =>[orig_patent_app_number] => 11225689
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/225689 | Method for the creation of a hybrid cycle simulation model | Sep 11, 2005 | Issued |
Array
(
[id] => 5127134
[patent_doc_number] => 20070239405
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-10-11
[patent_title] => 'System and method for consensus-based knowledge validation, analysis and collaboration'
[patent_app_type] => utility
[patent_app_number] => 11/218015
[patent_app_country] => US
[patent_app_date] => 2005-09-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 8906
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0239/20070239405.pdf
[firstpage_image] =>[orig_patent_app_number] => 11218015
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/218015 | System and method for consensus-based knowledge validation, analysis and collaboration | Aug 31, 2005 | Issued |
Array
(
[id] => 4804249
[patent_doc_number] => 20080015838
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-01-17
[patent_title] => 'Method And System For Designing A Structural Level Description Of An Electronic Circuit'
[patent_app_type] => utility
[patent_app_number] => 11/574667
[patent_app_country] => US
[patent_app_date] => 2005-09-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 8021
[patent_no_of_claims] => 42
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0015/20080015838.pdf
[firstpage_image] =>[orig_patent_app_number] => 11574667
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/574667 | Method and system for designing a structural level description of an electronic circuit | Aug 31, 2005 | Issued |
Array
(
[id] => 868010
[patent_doc_number] => 07369974
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-05-06
[patent_title] => 'Polynomial generation method for circuit modeling'
[patent_app_type] => utility
[patent_app_number] => 11/217577
[patent_app_country] => US
[patent_app_date] => 2005-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 10
[patent_no_of_words] => 3302
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/369/07369974.pdf
[firstpage_image] =>[orig_patent_app_number] => 11217577
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/217577 | Polynomial generation method for circuit modeling | Aug 30, 2005 | Issued |
Array
(
[id] => 305137
[patent_doc_number] => 07536284
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-05-19
[patent_title] => 'Electrical wire interconnect system risk assessment tool'
[patent_app_type] => utility
[patent_app_number] => 11/213854
[patent_app_country] => US
[patent_app_date] => 2005-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 34
[patent_figures_cnt] => 35
[patent_no_of_words] => 15970
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 17
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/536/07536284.pdf
[firstpage_image] =>[orig_patent_app_number] => 11213854
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/213854 | Electrical wire interconnect system risk assessment tool | Aug 29, 2005 | Issued |
Array
(
[id] => 5143915
[patent_doc_number] => 20070006131
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-01-04
[patent_title] => 'Process and means for block-based modeling'
[patent_app_type] => utility
[patent_app_number] => 11/208588
[patent_app_country] => US
[patent_app_date] => 2005-08-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 6460
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0006/20070006131.pdf
[firstpage_image] =>[orig_patent_app_number] => 11208588
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/208588 | Process and means for block-based modeling | Aug 22, 2005 | Issued |
Array
(
[id] => 5591954
[patent_doc_number] => 20060041407
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-02-23
[patent_title] => 'Method for improving the validity level of diagnoses of technical arrangements'
[patent_app_type] => utility
[patent_app_number] => 11/206651
[patent_app_country] => US
[patent_app_date] => 2005-08-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 1800
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0041/20060041407.pdf
[firstpage_image] =>[orig_patent_app_number] => 11206651
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/206651 | Method for improving the validity level of diagnoses of technical arrangements | Aug 17, 2005 | Abandoned |
Array
(
[id] => 5206185
[patent_doc_number] => 20070027667
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-02-01
[patent_title] => 'Computational model of the internal human pelvic environment'
[patent_app_type] => utility
[patent_app_number] => 11/181280
[patent_app_country] => US
[patent_app_date] => 2005-07-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 13263
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0027/20070027667.pdf
[firstpage_image] =>[orig_patent_app_number] => 11181280
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/181280 | Computational model of the internal human pelvic environment | Jul 13, 2005 | Issued |
Array
(
[id] => 5896538
[patent_doc_number] => 20060005077
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-01-05
[patent_title] => 'Simulating a sensing system'
[patent_app_type] => utility
[patent_app_number] => 11/175066
[patent_app_country] => US
[patent_app_date] => 2005-07-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5681
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0005/20060005077.pdf
[firstpage_image] =>[orig_patent_app_number] => 11175066
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/175066 | Simulating a sensing system | Jul 4, 2005 | Issued |
Array
(
[id] => 876752
[patent_doc_number] => 07363203
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-04-22
[patent_title] => 'Determining event causality including employment of partitioned event space'
[patent_app_type] => utility
[patent_app_number] => 11/168258
[patent_app_country] => US
[patent_app_date] => 2005-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 16
[patent_no_of_words] => 7237
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/363/07363203.pdf
[firstpage_image] =>[orig_patent_app_number] => 11168258
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/168258 | Determining event causality including employment of partitioned event space | Jun 26, 2005 | Issued |
Array
(
[id] => 899445
[patent_doc_number] => 07343274
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-03-11
[patent_title] => 'Sensor and method for detecting electric contact degradation'
[patent_app_type] => utility
[patent_app_number] => 11/157982
[patent_app_country] => US
[patent_app_date] => 2005-06-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 4584
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/343/07343274.pdf
[firstpage_image] =>[orig_patent_app_number] => 11157982
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/157982 | Sensor and method for detecting electric contact degradation | Jun 21, 2005 | Issued |
Array
(
[id] => 366018
[patent_doc_number] => 07483823
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-01-27
[patent_title] => 'Building integrated circuits using logical units'
[patent_app_type] => utility
[patent_app_number] => 11/158180
[patent_app_country] => US
[patent_app_date] => 2005-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 15
[patent_no_of_words] => 11387
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 212
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/483/07483823.pdf
[firstpage_image] =>[orig_patent_app_number] => 11158180
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/158180 | Building integrated circuits using logical units | Jun 20, 2005 | Issued |
Array
(
[id] => 7071060
[patent_doc_number] => 20050246445
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-11-03
[patent_title] => 'Systems and methods for maintaining a session between a client and host service'
[patent_app_type] => utility
[patent_app_number] => 11/158156
[patent_app_country] => US
[patent_app_date] => 2005-06-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 28
[patent_no_of_words] => 24157
[patent_no_of_claims] => 36
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0246/20050246445.pdf
[firstpage_image] =>[orig_patent_app_number] => 11158156
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/158156 | Systems and methods for maintaining a session between a client and host service | Jun 19, 2005 | Issued |
Array
(
[id] => 5143112
[patent_doc_number] => 20070005328
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-01-04
[patent_title] => 'HARDWARE AND SOFTWARE CO-SIMULATION METHOD FOR NON-BLOCKING CACHE ACCESS MECHANISM VERIFICATION'
[patent_app_type] => utility
[patent_app_number] => 11/160258
[patent_app_country] => US
[patent_app_date] => 2005-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3483
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0005/20070005328.pdf
[firstpage_image] =>[orig_patent_app_number] => 11160258
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/160258 | Hardware and software co-simulation method for non-blocking cache access mechanism verification | Jun 15, 2005 | Issued |