
Than Vinh Nguyen
Examiner (ID: 3446, Phone: (571)272-4198 , Office: P/2138 )
| Most Active Art Unit | 2138 |
| Art Unit(s) | 2188, 2138, 2187, 2787, 2759, 2309, 2751 |
| Total Applications | 1861 |
| Issued Applications | 1652 |
| Pending Applications | 79 |
| Abandoned Applications | 148 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 14076865
[patent_doc_number] => 20190087320
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-03-21
[patent_title] => GARBAGE COLLECTION FOR DATA STORAGE
[patent_app_type] => utility
[patent_app_number] => 16/194115
[patent_app_country] => US
[patent_app_date] => 2018-11-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10323
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 242
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16194115
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/194115 | Garbage collection for data storage | Nov 15, 2018 | Issued |
Array
(
[id] => 15638333
[patent_doc_number] => 10592160
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-03-17
[patent_title] => Systems and methods for monitoring data synchronization progress in a multi-hop data recovery system
[patent_app_type] => utility
[patent_app_number] => 16/185645
[patent_app_country] => US
[patent_app_date] => 2018-11-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 9585
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 155
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16185645
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/185645 | Systems and methods for monitoring data synchronization progress in a multi-hop data recovery system | Nov 8, 2018 | Issued |
Array
(
[id] => 14282113
[patent_doc_number] => 20190138341
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-05-09
[patent_title] => METHOD AND APPARATUS FOR MANAGING DISAGGREGATED MEMORY
[patent_app_type] => utility
[patent_app_number] => 16/185833
[patent_app_country] => US
[patent_app_date] => 2018-11-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5929
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16185833
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/185833 | Method and apparatus for managing disaggregated memory | Nov 8, 2018 | Issued |
Array
(
[id] => 15837171
[patent_doc_number] => 20200133868
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-04-30
[patent_title] => SHARED LOADS AT COMPUTE UNITS OF A PROCESSOR
[patent_app_type] => utility
[patent_app_number] => 16/176466
[patent_app_country] => US
[patent_app_date] => 2018-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4038
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16176466
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/176466 | Shared loads at compute units of a processor | Oct 30, 2018 | Issued |
Array
(
[id] => 15701153
[patent_doc_number] => 10606753
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-03-31
[patent_title] => Method and apparatus for uniform memory access in a storage cluster
[patent_app_type] => utility
[patent_app_number] => 16/171139
[patent_app_country] => US
[patent_app_date] => 2018-10-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 24
[patent_no_of_words] => 5538
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 219
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16171139
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/171139 | Method and apparatus for uniform memory access in a storage cluster | Oct 24, 2018 | Issued |
Array
(
[id] => 16478287
[patent_doc_number] => 10853235
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-12-01
[patent_title] => Memory controller and memory system having the same
[patent_app_type] => utility
[patent_app_number] => 16/150647
[patent_app_country] => US
[patent_app_date] => 2018-10-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 16
[patent_no_of_words] => 9311
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16150647
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/150647 | Memory controller and memory system having the same | Oct 2, 2018 | Issued |
Array
(
[id] => 13845121
[patent_doc_number] => 20190026045
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-01-24
[patent_title] => Storage Device and Data Control Method for Storage Error Control
[patent_app_type] => utility
[patent_app_number] => 16/142994
[patent_app_country] => US
[patent_app_date] => 2018-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3442
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -2
[patent_words_short_claim] => 65
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16142994
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/142994 | Storage Device and Data Control Method for Storage Error Control | Sep 25, 2018 | Abandoned |
Array
(
[id] => 14106901
[patent_doc_number] => 20190095126
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-03-28
[patent_title] => Erasure and Diagnostic Method and System
[patent_app_type] => utility
[patent_app_number] => 16/138569
[patent_app_country] => US
[patent_app_date] => 2018-09-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6555
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 140
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16138569
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/138569 | User selectable erasure and diagnostic method and system | Sep 20, 2018 | Issued |
Array
(
[id] => 18547638
[patent_doc_number] => 11720993
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-08-08
[patent_title] => Dynamic kernel memory space allocation
[patent_app_type] => utility
[patent_app_number] => 16/138708
[patent_app_country] => US
[patent_app_date] => 2018-09-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 6149
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 64
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16138708
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/138708 | Dynamic kernel memory space allocation | Sep 20, 2018 | Issued |
Array
(
[id] => 16171377
[patent_doc_number] => 10712941
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-07-14
[patent_title] => Leveraging temporal locality to link files together and bypass accessing a central inode list
[patent_app_type] => utility
[patent_app_number] => 16/138790
[patent_app_country] => US
[patent_app_date] => 2018-09-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 15206
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16138790
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/138790 | Leveraging temporal locality to link files together and bypass accessing a central inode list | Sep 20, 2018 | Issued |
Array
(
[id] => 16462748
[patent_doc_number] => 10846096
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-11-24
[patent_title] => Batch processing of requests for trained machine learning model
[patent_app_type] => utility
[patent_app_number] => 16/132750
[patent_app_country] => US
[patent_app_date] => 2018-09-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 8006
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 160
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16132750
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/132750 | Batch processing of requests for trained machine learning model | Sep 16, 2018 | Issued |
Array
(
[id] => 15654171
[patent_doc_number] => 20200089616
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-03-19
[patent_title] => External Paging And Swapping For Dynamic Modules
[patent_app_type] => utility
[patent_app_number] => 16/130069
[patent_app_country] => US
[patent_app_date] => 2018-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15689
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -22
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16130069
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/130069 | External paging and swapping for dynamic modules | Sep 12, 2018 | Issued |
Array
(
[id] => 14473011
[patent_doc_number] => 20190188150
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-06-20
[patent_title] => SEMICONDUCTOR DEVICE MANAGING ADDRESS MAPPING OF A SEMICONDUCTOR MEMORY DEVICE AND DATA STORAGE DEVICE INCLUDING THE SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/129399
[patent_app_country] => US
[patent_app_date] => 2018-09-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6545
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -22
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16129399
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/129399 | Semiconductor device managing address mapping of a semiconductor memory device and data storage device including the semiconductor device | Sep 11, 2018 | Issued |
Array
(
[id] => 15545211
[patent_doc_number] => 10572386
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-02-25
[patent_title] => Increased parallelization efficiency in tiering environments
[patent_app_type] => utility
[patent_app_number] => 16/129410
[patent_app_country] => US
[patent_app_date] => 2018-09-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 8
[patent_no_of_words] => 11165
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 166
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16129410
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/129410 | Increased parallelization efficiency in tiering environments | Sep 11, 2018 | Issued |
Array
(
[id] => 16666957
[patent_doc_number] => 10936203
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-03-02
[patent_title] => Memory storage device and system employing nonvolatile read/write buffers
[patent_app_type] => utility
[patent_app_number] => 16/126582
[patent_app_country] => US
[patent_app_date] => 2018-09-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 15
[patent_no_of_words] => 10586
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16126582
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/126582 | Memory storage device and system employing nonvolatile read/write buffers | Sep 9, 2018 | Issued |
Array
(
[id] => 15622845
[patent_doc_number] => 20200081827
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-03-12
[patent_title] => RECYCLING SEGMENT PAGES WHILE PRESERVING INTEGRITY OF MEMORY ADDRESSING
[patent_app_type] => utility
[patent_app_number] => 16/126601
[patent_app_country] => US
[patent_app_date] => 2018-09-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8523
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 194
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16126601
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/126601 | Recycling segment pages while preserving integrity of memory addressing | Sep 9, 2018 | Issued |
Array
(
[id] => 14657317
[patent_doc_number] => 20190235787
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-08-01
[patent_title] => MEMORY SYSTEM AND METHOD FOR CONTROLLING NONVOLATILE MEMORY
[patent_app_type] => utility
[patent_app_number] => 16/126054
[patent_app_country] => US
[patent_app_date] => 2018-09-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11971
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16126054
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/126054 | System and method of writing to nonvolatile memory using write buffers | Sep 9, 2018 | Issued |
Array
(
[id] => 13737935
[patent_doc_number] => 20180373436
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-12-27
[patent_title] => EFFICIENT ENFORCEMENT OF BARRIERS WITH RESPECT TO MEMORY MOVE SEQUENCES
[patent_app_type] => utility
[patent_app_number] => 16/110812
[patent_app_country] => US
[patent_app_date] => 2018-08-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 26713
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 234
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16110812
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/110812 | Efficient enforcement of barriers with respect to memory move sequences | Aug 22, 2018 | Issued |
Array
(
[id] => 16355096
[patent_doc_number] => 10795606
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-10-06
[patent_title] => Buffer-based update of state data
[patent_app_type] => utility
[patent_app_number] => 16/059295
[patent_app_country] => US
[patent_app_date] => 2018-08-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 8
[patent_no_of_words] => 4286
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16059295
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/059295 | Buffer-based update of state data | Aug 8, 2018 | Issued |
Array
(
[id] => 15167611
[patent_doc_number] => 10489300
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-11-26
[patent_title] => Increasing caching efficiency using cache data patterns
[patent_app_type] => utility
[patent_app_number] => 16/055844
[patent_app_country] => US
[patent_app_date] => 2018-08-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 11
[patent_no_of_words] => 5578
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 58
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16055844
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/055844 | Increasing caching efficiency using cache data patterns | Aug 5, 2018 | Issued |