
Than Vinh Nguyen
Examiner (ID: 3446, Phone: (571)272-4198 , Office: P/2138 )
| Most Active Art Unit | 2138 |
| Art Unit(s) | 2188, 2138, 2187, 2787, 2759, 2309, 2751 |
| Total Applications | 1861 |
| Issued Applications | 1652 |
| Pending Applications | 79 |
| Abandoned Applications | 148 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 8608546
[patent_doc_number] => 20130013858
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-01-10
[patent_title] => 'TAPE LIBRARY EMULATION WITH AUTOMATIC CONFIGURATION AND DATA RETENTION'
[patent_app_type] => utility
[patent_app_number] => 13/613373
[patent_app_country] => US
[patent_app_date] => 2012-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 4587
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13613373
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/613373 | Tape library emulation with automatic configuration and data retention | Sep 12, 2012 | Issued |
Array
(
[id] => 9472337
[patent_doc_number] => 08725984
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-05-13
[patent_title] => 'Performing memory accesses while omitting unnecessary address translations'
[patent_app_type] => utility
[patent_app_number] => 13/604751
[patent_app_country] => US
[patent_app_date] => 2012-09-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 8
[patent_no_of_words] => 6907
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 225
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13604751
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/604751 | Performing memory accesses while omitting unnecessary address translations | Sep 5, 2012 | Issued |
Array
(
[id] => 9187009
[patent_doc_number] => 08626995
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2014-01-07
[patent_title] => 'Flexible sequence design architecture for solid state memory controller'
[patent_app_type] => utility
[patent_app_number] => 13/595616
[patent_app_country] => US
[patent_app_date] => 2012-08-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 7715
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13595616
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/595616 | Flexible sequence design architecture for solid state memory controller | Aug 26, 2012 | Issued |
Array
(
[id] => 9326173
[patent_doc_number] => 08661210
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-02-25
[patent_title] => 'Data migration management device and method'
[patent_app_type] => utility
[patent_app_number] => 13/589252
[patent_app_country] => US
[patent_app_date] => 2012-08-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 34
[patent_no_of_words] => 18848
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 289
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13589252
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/589252 | Data migration management device and method | Aug 19, 2012 | Issued |
Array
(
[id] => 8497466
[patent_doc_number] => 20120296874
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-11-22
[patent_title] => 'Data Recovery Systems and Methods'
[patent_app_type] => utility
[patent_app_number] => 13/564574
[patent_app_country] => US
[patent_app_date] => 2012-08-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 4411
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13564574
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/564574 | Data recovery systems and methods | Jul 31, 2012 | Issued |
Array
(
[id] => 9967798
[patent_doc_number] => 09015433
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-04-21
[patent_title] => 'Resiliency with a destination volume in a replication environment'
[patent_app_type] => utility
[patent_app_number] => 13/563223
[patent_app_country] => US
[patent_app_date] => 2012-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 3249
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 164
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13563223
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/563223 | Resiliency with a destination volume in a replication environment | Jul 30, 2012 | Issued |
Array
(
[id] => 8941807
[patent_doc_number] => 20130191604
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-07-25
[patent_title] => 'MEMORY ACCESS FOR DIGITAL SIGNAL PROCESSING'
[patent_app_type] => utility
[patent_app_number] => 13/563204
[patent_app_country] => US
[patent_app_date] => 2012-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 7310
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13563204
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/563204 | Memory access for digital signal processing | Jul 30, 2012 | Issued |
Array
(
[id] => 8491398
[patent_doc_number] => 20120290805
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-11-15
[patent_title] => 'CLUSTER FAMILIES FOR CLUSTER SELECTION AND COOPERATIVE REPLICATION'
[patent_app_type] => utility
[patent_app_number] => 13/555367
[patent_app_country] => US
[patent_app_date] => 2012-07-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 11532
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13555367
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/555367 | Cluster families for cluster selection and cooperative replication | Jul 22, 2012 | Issued |
Array
(
[id] => 9187042
[patent_doc_number] => 08627028
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-01-07
[patent_title] => 'Method of constructing replication environment and storage system'
[patent_app_type] => utility
[patent_app_number] => 13/546739
[patent_app_country] => US
[patent_app_date] => 2012-07-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 26
[patent_no_of_words] => 14950
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 343
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13546739
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/546739 | Method of constructing replication environment and storage system | Jul 10, 2012 | Issued |
Array
(
[id] => 8504471
[patent_doc_number] => 20120303879
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-11-29
[patent_title] => 'Memory Device and Method for Programming Flash Memory Utilizing Spare Blocks'
[patent_app_type] => utility
[patent_app_number] => 13/524479
[patent_app_country] => US
[patent_app_date] => 2012-06-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3876
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 9
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13524479
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/524479 | Memory Device and Method for Programming Flash Memory Utilizing Spare Blocks | Jun 14, 2012 | Abandoned |
Array
(
[id] => 10854087
[patent_doc_number] => 08880796
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-11-04
[patent_title] => 'Seamlessly stitching a user data set from multiple memories'
[patent_app_type] => utility
[patent_app_number] => 13/488206
[patent_app_country] => US
[patent_app_date] => 2012-06-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 7723
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13488206
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/488206 | Seamlessly stitching a user data set from multiple memories | Jun 3, 2012 | Issued |
Array
(
[id] => 10854085
[patent_doc_number] => 08880794
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-11-04
[patent_title] => 'Populating a sparsely allocated memory in a storage array'
[patent_app_type] => utility
[patent_app_number] => 13/488220
[patent_app_country] => US
[patent_app_date] => 2012-06-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 7942
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13488220
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/488220 | Populating a sparsely allocated memory in a storage array | Jun 3, 2012 | Issued |
Array
(
[id] => 9611589
[patent_doc_number] => 08788778
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2014-07-22
[patent_title] => 'Garbage collection based on the inactivity level of stored data'
[patent_app_type] => utility
[patent_app_number] => 13/488249
[patent_app_country] => US
[patent_app_date] => 2012-06-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3364
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13488249
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/488249 | Garbage collection based on the inactivity level of stored data | Jun 3, 2012 | Issued |
Array
(
[id] => 9961217
[patent_doc_number] => 09009441
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-04-14
[patent_title] => 'Memory channel selection in a multi-channel memory'
[patent_app_type] => utility
[patent_app_number] => 13/487813
[patent_app_country] => US
[patent_app_date] => 2012-06-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 20
[patent_no_of_words] => 21662
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 151
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13487813
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/487813 | Memory channel selection in a multi-channel memory | Jun 3, 2012 | Issued |
Array
(
[id] => 9829365
[patent_doc_number] => 08938603
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-01-20
[patent_title] => 'Cache system optimized for cache miss detection'
[patent_app_type] => utility
[patent_app_number] => 13/485812
[patent_app_country] => US
[patent_app_date] => 2012-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3646
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 276
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13485812
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/485812 | Cache system optimized for cache miss detection | May 30, 2012 | Issued |
Array
(
[id] => 8491396
[patent_doc_number] => 20120290803
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-11-15
[patent_title] => 'VARIABLE DATA PRESERVATION PREWRITE'
[patent_app_type] => utility
[patent_app_number] => 13/472919
[patent_app_country] => US
[patent_app_date] => 2012-05-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 7842
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13472919
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/472919 | Variable data preservation prewrite | May 15, 2012 | Issued |
Array
(
[id] => 8728275
[patent_doc_number] => 08407416
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-03-26
[patent_title] => 'Dynamic disk throttling in a wide area network optimization device'
[patent_app_type] => utility
[patent_app_number] => 13/440127
[patent_app_country] => US
[patent_app_date] => 2012-04-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 11
[patent_no_of_words] => 5951
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13440127
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/440127 | Dynamic disk throttling in a wide area network optimization device | Apr 4, 2012 | Issued |
Array
(
[id] => 8752039
[patent_doc_number] => 08417883
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-04-09
[patent_title] => 'Concurrent memory bank access and refresh request queuing'
[patent_app_type] => utility
[patent_app_number] => 13/436381
[patent_app_country] => US
[patent_app_date] => 2012-03-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 6469
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13436381
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/436381 | Concurrent memory bank access and refresh request queuing | Mar 29, 2012 | Issued |
Array
(
[id] => 9071022
[patent_doc_number] => 20130262778
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-10-03
[patent_title] => 'DATA CACHE BLOCK DEALLOCATE REQUESTS IN A MULTI-LEVEL CACHE HIERARCHY'
[patent_app_type] => utility
[patent_app_number] => 13/433048
[patent_app_country] => US
[patent_app_date] => 2012-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 8151
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13433048
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/433048 | Data cache block deallocate requests in a multi-level cache hierarchy | Mar 27, 2012 | Issued |
Array
(
[id] => 9974185
[patent_doc_number] => 09021222
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2015-04-28
[patent_title] => 'Managing incremental cache backup and restore'
[patent_app_type] => utility
[patent_app_number] => 13/432637
[patent_app_country] => US
[patent_app_date] => 2012-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 9433
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13432637
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/432637 | Managing incremental cache backup and restore | Mar 27, 2012 | Issued |