
Than Vinh Nguyen
Examiner (ID: 3446, Phone: (571)272-4198 , Office: P/2138 )
| Most Active Art Unit | 2138 |
| Art Unit(s) | 2188, 2138, 2187, 2787, 2759, 2309, 2751 |
| Total Applications | 1861 |
| Issued Applications | 1652 |
| Pending Applications | 79 |
| Abandoned Applications | 148 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 595152
[patent_doc_number] => 07457915
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-11-25
[patent_title] => 'Intelligent media caching based on device state'
[patent_app_type] => utility
[patent_app_number] => 11/102605
[patent_app_country] => US
[patent_app_date] => 2005-04-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3905
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/457/07457915.pdf
[firstpage_image] =>[orig_patent_app_number] => 11102605
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/102605 | Intelligent media caching based on device state | Apr 6, 2005 | Issued |
Array
(
[id] => 598504
[patent_doc_number] => 07447869
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-11-04
[patent_title] => 'Method and apparatus for fragment processing in a virtual memory system'
[patent_app_type] => utility
[patent_app_number] => 11/102210
[patent_app_country] => US
[patent_app_date] => 2005-04-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 11
[patent_no_of_words] => 10290
[patent_no_of_claims] => 68
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/447/07447869.pdf
[firstpage_image] =>[orig_patent_app_number] => 11102210
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/102210 | Method and apparatus for fragment processing in a virtual memory system | Apr 6, 2005 | Issued |
Array
(
[id] => 7233715
[patent_doc_number] => 20050262390
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-11-24
[patent_title] => 'Method and apparatus for constructing redundant array of independent disks system using disk drives'
[patent_app_type] => utility
[patent_app_number] => 11/099608
[patent_app_country] => US
[patent_app_date] => 2005-04-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 32
[patent_figures_cnt] => 32
[patent_no_of_words] => 9490
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0262/20050262390.pdf
[firstpage_image] =>[orig_patent_app_number] => 11099608
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/099608 | Method and apparatus for constructing redundant array of independent disks system using disk drives | Apr 5, 2005 | Abandoned |
Array
(
[id] => 7206655
[patent_doc_number] => 20050166009
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-07-28
[patent_title] => 'Integrated circuit random access memory capable of automatic internal refresh of memory array'
[patent_app_type] => utility
[patent_app_number] => 11/085770
[patent_app_country] => US
[patent_app_date] => 2005-03-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 6410
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0166/20050166009.pdf
[firstpage_image] =>[orig_patent_app_number] => 11085770
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/085770 | Integrated circuit random access memory capable of automatic internal refresh of memory array | Mar 20, 2005 | Issued |
Array
(
[id] => 7006739
[patent_doc_number] => 20050172052
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-08-04
[patent_title] => 'Fiber channel connection storage controller'
[patent_app_type] => utility
[patent_app_number] => 11/069236
[patent_app_country] => US
[patent_app_date] => 2005-03-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 6330
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0172/20050172052.pdf
[firstpage_image] =>[orig_patent_app_number] => 11069236
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/069236 | Fiber channel connection storage controller | Mar 1, 2005 | Issued |
Array
(
[id] => 431343
[patent_doc_number] => 07269698
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-09-11
[patent_title] => 'Hierarchical virtual model of a cache hierarchy in a multiprocessor system'
[patent_app_type] => utility
[patent_app_number] => 11/069848
[patent_app_country] => US
[patent_app_date] => 2005-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 7670
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/269/07269698.pdf
[firstpage_image] =>[orig_patent_app_number] => 11069848
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/069848 | Hierarchical virtual model of a cache hierarchy in a multiprocessor system | Feb 27, 2005 | Issued |
Array
(
[id] => 223404
[patent_doc_number] => 07610435
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-10-27
[patent_title] => 'Nonvolatile memory device employing a write completion flag table'
[patent_app_type] => utility
[patent_app_number] => 10/598307
[patent_app_country] => US
[patent_app_date] => 2005-02-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 12
[patent_no_of_words] => 4742
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 167
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/610/07610435.pdf
[firstpage_image] =>[orig_patent_app_number] => 10598307
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/598307 | Nonvolatile memory device employing a write completion flag table | Feb 24, 2005 | Issued |
Array
(
[id] => 392795
[patent_doc_number] => 07302525
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-11-27
[patent_title] => 'Method and apparatus for efficiently accessing both aligned and unaligned data from a memory'
[patent_app_type] => utility
[patent_app_number] => 11/055828
[patent_app_country] => US
[patent_app_date] => 2005-02-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 3609
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/302/07302525.pdf
[firstpage_image] =>[orig_patent_app_number] => 11055828
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/055828 | Method and apparatus for efficiently accessing both aligned and unaligned data from a memory | Feb 10, 2005 | Issued |
Array
(
[id] => 7140589
[patent_doc_number] => 20050182896
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-08-18
[patent_title] => 'Method of adaptively controlling data access by data storage system and disk drive using the method'
[patent_app_type] => utility
[patent_app_number] => 11/055168
[patent_app_country] => US
[patent_app_date] => 2005-02-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2987
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0182/20050182896.pdf
[firstpage_image] =>[orig_patent_app_number] => 11055168
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/055168 | Method of adaptively controlling data access by data storage system and disk drive using the method | Feb 10, 2005 | Issued |
Array
(
[id] => 927430
[patent_doc_number] => 07318127
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-01-08
[patent_title] => 'Method, apparatus, and computer program product for sharing data in a cache among threads in an SMT processor'
[patent_app_type] => utility
[patent_app_number] => 11/055820
[patent_app_country] => US
[patent_app_date] => 2005-02-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 11682
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 207
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/318/07318127.pdf
[firstpage_image] =>[orig_patent_app_number] => 11055820
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/055820 | Method, apparatus, and computer program product for sharing data in a cache among threads in an SMT processor | Feb 10, 2005 | Issued |
Array
(
[id] => 5679383
[patent_doc_number] => 20060184739
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-08-17
[patent_title] => 'Mechanism in a multi-threaded microprocessor to maintain best case demand instruction redispatch'
[patent_app_type] => utility
[patent_app_number] => 11/055818
[patent_app_country] => US
[patent_app_date] => 2005-02-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 6432
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0184/20060184739.pdf
[firstpage_image] =>[orig_patent_app_number] => 11055818
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/055818 | Mechanism in a multi-threaded microprocessor to maintain best case demand instruction redispatch | Feb 10, 2005 | Issued |
Array
(
[id] => 7206397
[patent_doc_number] => 20050165958
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-07-28
[patent_title] => 'Data relay apparatus, content addressable/associative memory device, and content addressable/associative memory device use information search method'
[patent_app_type] => utility
[patent_app_number] => 11/055330
[patent_app_country] => US
[patent_app_date] => 2005-02-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 8475
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0165/20050165958.pdf
[firstpage_image] =>[orig_patent_app_number] => 11055330
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/055330 | Data relay apparatus, content addressable/associative memory device, and content addressable/associative memory device use information search method | Feb 9, 2005 | Issued |
Array
(
[id] => 825549
[patent_doc_number] => 07406563
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2008-07-29
[patent_title] => 'Method and apparatus for accessing a striped configuration of disks'
[patent_app_type] => utility
[patent_app_number] => 11/054659
[patent_app_country] => US
[patent_app_date] => 2005-02-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5339
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 153
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/406/07406563.pdf
[firstpage_image] =>[orig_patent_app_number] => 11054659
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/054659 | Method and apparatus for accessing a striped configuration of disks | Feb 7, 2005 | Issued |
Array
(
[id] => 332920
[patent_doc_number] => 07512744
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-03-31
[patent_title] => 'Technique for enabling multiple virtual filers on a single filer to participate in multiple address spaces with overlapping network addresses'
[patent_app_type] => utility
[patent_app_number] => 11/047083
[patent_app_country] => US
[patent_app_date] => 2005-01-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 9520
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/512/07512744.pdf
[firstpage_image] =>[orig_patent_app_number] => 11047083
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/047083 | Technique for enabling multiple virtual filers on a single filer to participate in multiple address spaces with overlapping network addresses | Jan 30, 2005 | Issued |
Array
(
[id] => 7165169
[patent_doc_number] => 20050201183
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-09-15
[patent_title] => 'Column address path circuit and method for memory devices having a burst access mode'
[patent_app_type] => utility
[patent_app_number] => 11/043018
[patent_app_country] => US
[patent_app_date] => 2005-01-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 6251
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0201/20050201183.pdf
[firstpage_image] =>[orig_patent_app_number] => 11043018
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/043018 | Column address path circuit and method for memory devices having a burst access mode | Jan 23, 2005 | Issued |
Array
(
[id] => 912185
[patent_doc_number] => 07334100
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-02-19
[patent_title] => 'Storage system and data backup method for the same'
[patent_app_type] => utility
[patent_app_number] => 11/016105
[patent_app_country] => US
[patent_app_date] => 2004-12-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 12
[patent_no_of_words] => 13569
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/334/07334100.pdf
[firstpage_image] =>[orig_patent_app_number] => 11016105
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/016105 | Storage system and data backup method for the same | Dec 16, 2004 | Issued |
Array
(
[id] => 283874
[patent_doc_number] => 07555596
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-06-30
[patent_title] => 'Systems and methods for attaching a virtual machine virtual hard disk to a host machine'
[patent_app_type] => utility
[patent_app_number] => 11/008832
[patent_app_country] => US
[patent_app_date] => 2004-12-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 5398
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/555/07555596.pdf
[firstpage_image] =>[orig_patent_app_number] => 11008832
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/008832 | Systems and methods for attaching a virtual machine virtual hard disk to a host machine | Dec 9, 2004 | Issued |
Array
(
[id] => 290387
[patent_doc_number] => 07549012
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-06-16
[patent_title] => 'Memory device with sector pointer structure'
[patent_app_type] => utility
[patent_app_number] => 11/009439
[patent_app_country] => US
[patent_app_date] => 2004-12-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 9
[patent_no_of_words] => 6342
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/549/07549012.pdf
[firstpage_image] =>[orig_patent_app_number] => 11009439
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/009439 | Memory device with sector pointer structure | Dec 8, 2004 | Issued |
Array
(
[id] => 4589787
[patent_doc_number] => 07831799
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2010-11-09
[patent_title] => 'Speculative address translation for processor using segmentation and optional paging'
[patent_app_type] => utility
[patent_app_number] => 10/979499
[patent_app_country] => US
[patent_app_date] => 2004-11-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 7337
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/831/07831799.pdf
[firstpage_image] =>[orig_patent_app_number] => 10979499
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/979499 | Speculative address translation for processor using segmentation and optional paging | Oct 31, 2004 | Issued |
Array
(
[id] => 7156964
[patent_doc_number] => 20050083759
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-04-21
[patent_title] => 'Single segment data object management'
[patent_app_type] => utility
[patent_app_number] => 10/975577
[patent_app_country] => US
[patent_app_date] => 2004-10-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5069
[patent_no_of_claims] => 41
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0083/20050083759.pdf
[firstpage_image] =>[orig_patent_app_number] => 10975577
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/975577 | Single segment data object management | Oct 27, 2004 | Issued |