
Than Vinh Nguyen
Examiner (ID: 3446, Phone: (571)272-4198 , Office: P/2138 )
| Most Active Art Unit | 2138 |
| Art Unit(s) | 2188, 2138, 2187, 2787, 2759, 2309, 2751 |
| Total Applications | 1861 |
| Issued Applications | 1652 |
| Pending Applications | 79 |
| Abandoned Applications | 148 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 6460413
[patent_doc_number] => 20020178332
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-11-28
[patent_title] => 'Method and system to pre-fetch compressed memory blocks suing pointers'
[patent_app_type] => new
[patent_app_number] => 09/864036
[patent_app_country] => US
[patent_app_date] => 2001-05-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3107
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 65
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0178/20020178332.pdf
[firstpage_image] =>[orig_patent_app_number] => 09864036
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/864036 | Method and system to pre-fetch compressed memory blocks using pointers | May 21, 2001 | Issued |
Array
(
[id] => 6460426
[patent_doc_number] => 20020178333
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-11-28
[patent_title] => 'Method and system for adding compressed page tables to an operating system'
[patent_app_type] => new
[patent_app_number] => 09/863988
[patent_app_country] => US
[patent_app_date] => 2001-05-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2989
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0178/20020178333.pdf
[firstpage_image] =>[orig_patent_app_number] => 09863988
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/863988 | Method and system allowing a single entity to manage memory comprising compressed and uncompressed data | May 21, 2001 | Issued |
Array
(
[id] => 6035542
[patent_doc_number] => 20020019911
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-02-14
[patent_title] => 'Distributed high-speed memory controller'
[patent_app_type] => new
[patent_app_number] => 09/861576
[patent_app_country] => US
[patent_app_date] => 2001-05-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3929
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0019/20020019911.pdf
[firstpage_image] =>[orig_patent_app_number] => 09861576
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/861576 | High-speed memory controller for pipelining memory read transactions | May 21, 2001 | Issued |
Array
(
[id] => 6115310
[patent_doc_number] => 20020174289
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-11-21
[patent_title] => 'Method and apparatus to enhance testability and validation of memory'
[patent_app_type] => new
[patent_app_number] => 09/862408
[patent_app_country] => US
[patent_app_date] => 2001-05-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 2172
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 33
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0174/20020174289.pdf
[firstpage_image] =>[orig_patent_app_number] => 09862408
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/862408 | Method and apparatus to enhance testability and validation of memory | May 20, 2001 | Abandoned |
Array
(
[id] => 6115390
[patent_doc_number] => 20020174317
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-11-21
[patent_title] => 'Apparatus and method for performing non-aligned memory accesses'
[patent_app_type] => new
[patent_app_number] => 09/860981
[patent_app_country] => US
[patent_app_date] => 2001-05-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 8590
[patent_no_of_claims] => 32
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0174/20020174317.pdf
[firstpage_image] =>[orig_patent_app_number] => 09860981
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/860981 | Apparatus and method for performing non-aligned memory accesses | May 17, 2001 | Issued |
Array
(
[id] => 1348021
[patent_doc_number] => 06598142
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2003-07-22
[patent_title] => 'Method and system for dynamic allocation and management of subscriber identity module memory in a telecommunication system'
[patent_app_type] => B2
[patent_app_number] => 09/860285
[patent_app_country] => US
[patent_app_date] => 2001-05-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2417
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/598/06598142.pdf
[firstpage_image] =>[orig_patent_app_number] => 09860285
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/860285 | Method and system for dynamic allocation and management of subscriber identity module memory in a telecommunication system | May 17, 2001 | Issued |
Array
(
[id] => 1186672
[patent_doc_number] => 06738879
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-05-18
[patent_title] => 'Advanced technology attachment compatible disc drive write protection scheme'
[patent_app_type] => B2
[patent_app_number] => 09/860982
[patent_app_country] => US
[patent_app_date] => 2001-05-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 4287
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 38
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/738/06738879.pdf
[firstpage_image] =>[orig_patent_app_number] => 09860982
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/860982 | Advanced technology attachment compatible disc drive write protection scheme | May 17, 2001 | Issued |
Array
(
[id] => 6588213
[patent_doc_number] => 20020015248
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-02-07
[patent_title] => 'Method of overflow-based defect management representation'
[patent_app_type] => new
[patent_app_number] => 09/860826
[patent_app_country] => US
[patent_app_date] => 2001-05-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3653
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 18
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0015/20020015248.pdf
[firstpage_image] =>[orig_patent_app_number] => 09860826
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/860826 | Method of overflow-based defect management representation | May 17, 2001 | Issued |
Array
(
[id] => 1381552
[patent_doc_number] => 06574708
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2003-06-03
[patent_title] => 'Source controlled cache allocation'
[patent_app_type] => B2
[patent_app_number] => 09/861186
[patent_app_country] => US
[patent_app_date] => 2001-05-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 12890
[patent_no_of_claims] => 38
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/574/06574708.pdf
[firstpage_image] =>[orig_patent_app_number] => 09861186
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/861186 | Source controlled cache allocation | May 17, 2001 | Issued |
Array
(
[id] => 1444090
[patent_doc_number] => 06496908
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-12-17
[patent_title] => 'Remote mirroring'
[patent_app_type] => B1
[patent_app_number] => 09/860924
[patent_app_country] => US
[patent_app_date] => 2001-05-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 6231
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 54
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/496/06496908.pdf
[firstpage_image] =>[orig_patent_app_number] => 09860924
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/860924 | Remote mirroring | May 17, 2001 | Issued |
Array
(
[id] => 6115388
[patent_doc_number] => 20020174316
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-11-21
[patent_title] => 'Dynamic resource management and allocation in a distributed processing device'
[patent_app_type] => new
[patent_app_number] => 09/861384
[patent_app_country] => US
[patent_app_date] => 2001-05-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 6329
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0174/20020174316.pdf
[firstpage_image] =>[orig_patent_app_number] => 09861384
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/861384 | Dynamic resource management and allocation in a distributed processing device | May 17, 2001 | Abandoned |
Array
(
[id] => 5791454
[patent_doc_number] => 20020161967
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-10-31
[patent_title] => 'Destructive read architecture for dynamic random access memories'
[patent_app_type] => new
[patent_app_number] => 09/843504
[patent_app_country] => US
[patent_app_date] => 2001-04-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6813
[patent_no_of_claims] => 50
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0161/20020161967.pdf
[firstpage_image] =>[orig_patent_app_number] => 09843504
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/843504 | Destructive read architecture for dynamic random access memories | Apr 25, 2001 | Issued |
Array
(
[id] => 1225651
[patent_doc_number] => 06704851
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-03-09
[patent_title] => 'Method of dynamically allocating a memory'
[patent_app_type] => B2
[patent_app_number] => 09/843010
[patent_app_country] => US
[patent_app_date] => 2001-04-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 10
[patent_no_of_words] => 3099
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 140
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/704/06704851.pdf
[firstpage_image] =>[orig_patent_app_number] => 09843010
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/843010 | Method of dynamically allocating a memory | Apr 25, 2001 | Issued |
Array
(
[id] => 5791453
[patent_doc_number] => 20020161966
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-10-31
[patent_title] => 'Dram with memory independent burst lengths for reads versus writes'
[patent_app_type] => new
[patent_app_number] => 09/843060
[patent_app_country] => US
[patent_app_date] => 2001-04-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2684
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 59
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0161/20020161966.pdf
[firstpage_image] =>[orig_patent_app_number] => 09843060
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/843060 | Dram with memory independent burst lengths for reads versus writes | Apr 25, 2001 | Issued |
Array
(
[id] => 5791468
[patent_doc_number] => 20020161971
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-10-31
[patent_title] => 'Library of hard disk drives with transparent emulating interface'
[patent_app_type] => new
[patent_app_number] => 09/844127
[patent_app_country] => US
[patent_app_date] => 2001-04-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4796
[patent_no_of_claims] => 42
[patent_no_of_ind_claims] => 9
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0161/20020161971.pdf
[firstpage_image] =>[orig_patent_app_number] => 09844127
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/844127 | Library of hard disk drives with transparent emulating interface | Apr 25, 2001 | Issued |
Array
(
[id] => 6892564
[patent_doc_number] => 20010018726
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2001-08-30
[patent_title] => 'Memory refreshing system'
[patent_app_type] => new
[patent_app_number] => 09/842960
[patent_app_country] => US
[patent_app_date] => 2001-04-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 6938
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0018/20010018726.pdf
[firstpage_image] =>[orig_patent_app_number] => 09842960
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/842960 | Memory refreshing system | Apr 25, 2001 | Issued |
Array
(
[id] => 5791497
[patent_doc_number] => 20020161979
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-10-31
[patent_title] => 'Speculative dram reads with cancel data mechanism'
[patent_app_type] => new
[patent_app_number] => 09/843071
[patent_app_country] => US
[patent_app_date] => 2001-04-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4074
[patent_no_of_claims] => 33
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 62
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0161/20020161979.pdf
[firstpage_image] =>[orig_patent_app_number] => 09843071
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/843071 | Sequencing data on a shared data bus via a memory buffer to prevent data overlap during multiple memory read operations | Apr 25, 2001 | Issued |
Array
(
[id] => 1324011
[patent_doc_number] => 06611898
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-08-26
[patent_title] => 'Object-oriented cache management system and method'
[patent_app_type] => B1
[patent_app_number] => 09/841890
[patent_app_country] => US
[patent_app_date] => 2001-04-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 3374
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/611/06611898.pdf
[firstpage_image] =>[orig_patent_app_number] => 09841890
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/841890 | Object-oriented cache management system and method | Apr 24, 2001 | Issued |
Array
(
[id] => 7618462
[patent_doc_number] => 06944729
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-09-13
[patent_title] => 'Multiplexing-interleaving and demultiplexing-deinterleaving'
[patent_app_type] => utility
[patent_app_number] => 10/258681
[patent_app_country] => US
[patent_app_date] => 2001-04-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 1345
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/944/06944729.pdf
[firstpage_image] =>[orig_patent_app_number] => 10258681
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/258681 | Multiplexing-interleaving and demultiplexing-deinterleaving | Apr 23, 2001 | Issued |
Array
(
[id] => 6561179
[patent_doc_number] => 20020138700
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-09-26
[patent_title] => 'Data processing system and method'
[patent_app_type] => new
[patent_app_number] => 09/840468
[patent_app_country] => US
[patent_app_date] => 2001-04-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 14327
[patent_no_of_claims] => 41
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 379
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0138/20020138700.pdf
[firstpage_image] =>[orig_patent_app_number] => 09840468
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/840468 | Hierarchical memory for efficient data exchange control | Apr 23, 2001 | Issued |