| Application number | Title of the application | Filing Date | Status |
|---|
Array
(
[id] => 4176610
[patent_doc_number] => 06157982
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-12-05
[patent_title] => 'System and method for remotely managing memory in a portable information device from an external computer'
[patent_app_type] => 1
[patent_app_number] => 8/394659
[patent_app_country] => US
[patent_app_date] => 1995-02-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 9
[patent_no_of_words] => 5169
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 182
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/157/06157982.pdf
[firstpage_image] =>[orig_patent_app_number] => 394659
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/394659 | System and method for remotely managing memory in a portable information device from an external computer | Feb 21, 1995 | Issued |
Array
(
[id] => 3669727
[patent_doc_number] => 05659700
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-08-19
[patent_title] => 'Apparatus and method for generating a modulo address'
[patent_app_type] => 1
[patent_app_number] => 8/388567
[patent_app_country] => US
[patent_app_date] => 1995-02-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3873
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 246
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/659/05659700.pdf
[firstpage_image] =>[orig_patent_app_number] => 388567
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/388567 | Apparatus and method for generating a modulo address | Feb 13, 1995 | Issued |
Array
(
[id] => 3901011
[patent_doc_number] => 05715420
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-02-03
[patent_title] => 'Method and system for efficient memory management in a data processing system utilizing a dual mode translation lookaside buffer'
[patent_app_type] => 1
[patent_app_number] => 8/387147
[patent_app_country] => US
[patent_app_date] => 1995-02-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 3521
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 209
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/715/05715420.pdf
[firstpage_image] =>[orig_patent_app_number] => 387147
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/387147 | Method and system for efficient memory management in a data processing system utilizing a dual mode translation lookaside buffer | Feb 9, 1995 | Issued |
| 08/382915 | MEMORY-BANK ARRANGEMENT APPARATUS FOR COMPUTER SYSTEMS | Feb 2, 1995 | Abandoned |
| 08/371104 | ADDRESS GENERATOR | Jan 10, 1995 | Abandoned |
| 08/368171 | METHOD AND SYSTEM FOR ADDRESSING REGISTERS IN A DATA PROCESSING UNIT IN AN INDEXED ADDRESSING MODE | Jan 3, 1995 | Abandoned |
Array
(
[id] => 4027199
[patent_doc_number] => 05890222
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-03-30
[patent_title] => 'Method and system for addressing registers in a data processing unit in an indirect addressing mode'
[patent_app_type] => 1
[patent_app_number] => 8/368176
[patent_app_country] => US
[patent_app_date] => 1995-01-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4586
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/890/05890222.pdf
[firstpage_image] =>[orig_patent_app_number] => 368176
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/368176 | Method and system for addressing registers in a data processing unit in an indirect addressing mode | Jan 3, 1995 | Issued |
Array
(
[id] => 4237194
[patent_doc_number] => 06112275
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-08-29
[patent_title] => 'Method of communicating over a single wire bus between a host device and a module device which measures thermal accumulation over time'
[patent_app_type] => 1
[patent_app_number] => 8/365252
[patent_app_country] => US
[patent_app_date] => 1994-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 72
[patent_figures_cnt] => 132
[patent_no_of_words] => 42177
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 184
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/112/06112275.pdf
[firstpage_image] =>[orig_patent_app_number] => 365252
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/365252 | Method of communicating over a single wire bus between a host device and a module device which measures thermal accumulation over time | Dec 27, 1994 | Issued |
Array
(
[id] => 3853086
[patent_doc_number] => 05761700
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-06-02
[patent_title] => 'ROM mapping and inversion apparatus and method'
[patent_app_type] => 1
[patent_app_number] => 8/363843
[patent_app_country] => US
[patent_app_date] => 1994-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3683
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/761/05761700.pdf
[firstpage_image] =>[orig_patent_app_number] => 363843
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/363843 | ROM mapping and inversion apparatus and method | Dec 26, 1994 | Issued |
Array
(
[id] => 3970562
[patent_doc_number] => 05991857
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-11-23
[patent_title] => 'Interleaving and de-interleaving of data in telecommunications'
[patent_app_type] => 1
[patent_app_number] => 8/360612
[patent_app_country] => US
[patent_app_date] => 1994-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 22
[patent_no_of_words] => 10857
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/991/05991857.pdf
[firstpage_image] =>[orig_patent_app_number] => 360612
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/360612 | Interleaving and de-interleaving of data in telecommunications | Dec 20, 1994 | Issued |
Array
(
[id] => 3784521
[patent_doc_number] => 05734857
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-03-31
[patent_title] => 'Program memory expansion using a special-function register'
[patent_app_type] => 1
[patent_app_number] => 8/346946
[patent_app_country] => US
[patent_app_date] => 1994-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 5817
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 255
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/734/05734857.pdf
[firstpage_image] =>[orig_patent_app_number] => 346946
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/346946 | Program memory expansion using a special-function register | Nov 28, 1994 | Issued |
Array
(
[id] => 3661525
[patent_doc_number] => 05606680
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-02-25
[patent_title] => 'Realtime clock with page mode addressing'
[patent_app_type] => 1
[patent_app_number] => 8/343755
[patent_app_country] => US
[patent_app_date] => 1994-11-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 5806
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 362
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/606/05606680.pdf
[firstpage_image] =>[orig_patent_app_number] => 343755
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/343755 | Realtime clock with page mode addressing | Nov 21, 1994 | Issued |
| 08/337792 | BIT FIELD PERIPHERAL | Nov 13, 1994 | Abandoned |
| 08/336148 | ADDRESS TRANSLATION UNIT EMPLOYING PROGRAMMABLE PAGE SIZE | Nov 7, 1994 | Abandoned |
Array
(
[id] => 3853046
[patent_doc_number] => 05761697
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-06-02
[patent_title] => 'Identifiable modules on a serial bus system and corresponding identification methods'
[patent_app_type] => 1
[patent_app_number] => 8/333571
[patent_app_country] => US
[patent_app_date] => 1994-11-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 72
[patent_figures_cnt] => 117
[patent_no_of_words] => 42115
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 20
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/761/05761697.pdf
[firstpage_image] =>[orig_patent_app_number] => 333571
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/333571 | Identifiable modules on a serial bus system and corresponding identification methods | Nov 1, 1994 | Issued |
Array
(
[id] => 3659864
[patent_doc_number] => 05630087
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-05-13
[patent_title] => 'Apparatus and method for efficient sharing of virtual memory translations'
[patent_app_type] => 1
[patent_app_number] => 8/333487
[patent_app_country] => US
[patent_app_date] => 1994-11-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 11
[patent_no_of_words] => 6423
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/630/05630087.pdf
[firstpage_image] =>[orig_patent_app_number] => 333487
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/333487 | Apparatus and method for efficient sharing of virtual memory translations | Nov 1, 1994 | Issued |
Array
(
[id] => 3784539
[patent_doc_number] => 05734858
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-03-31
[patent_title] => 'Method and apparatus for simulating banked memory as a linear address space'
[patent_app_type] => 1
[patent_app_number] => 8/327971
[patent_app_country] => US
[patent_app_date] => 1994-10-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 11
[patent_no_of_words] => 7715
[patent_no_of_claims] => 32
[patent_no_of_ind_claims] => 13
[patent_words_short_claim] => 179
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/734/05734858.pdf
[firstpage_image] =>[orig_patent_app_number] => 327971
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/327971 | Method and apparatus for simulating banked memory as a linear address space | Oct 23, 1994 | Issued |
Array
(
[id] => 3751025
[patent_doc_number] => 05699542
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-12-16
[patent_title] => 'Address space manipulation in a processor'
[patent_app_type] => 1
[patent_app_number] => 8/316390
[patent_app_country] => US
[patent_app_date] => 1994-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 9
[patent_no_of_words] => 5524
[patent_no_of_claims] => 32
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/699/05699542.pdf
[firstpage_image] =>[orig_patent_app_number] => 316390
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/316390 | Address space manipulation in a processor | Sep 29, 1994 | Issued |
Array
(
[id] => 3636043
[patent_doc_number] => 05594888
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-01-14
[patent_title] => 'Circuit for speeding up a read operation from a ROM, the ROM serving to store program data corresponding to even-numbered addresses, the circuit including an address generator for generating an incremented address to the ROM'
[patent_app_type] => 1
[patent_app_number] => 8/312631
[patent_app_country] => US
[patent_app_date] => 1994-09-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 3125
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 324
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/594/05594888.pdf
[firstpage_image] =>[orig_patent_app_number] => 312631
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/312631 | Circuit for speeding up a read operation from a ROM, the ROM serving to store program data corresponding to even-numbered addresses, the circuit including an address generator for generating an incremented address to the ROM | Sep 26, 1994 | Issued |
Array
(
[id] => 3944423
[patent_doc_number] => 05946715
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-08-31
[patent_title] => 'Page address space with varying page size and boundaries'
[patent_app_type] => 1
[patent_app_number] => 8/311172
[patent_app_country] => US
[patent_app_date] => 1994-09-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 6
[patent_no_of_words] => 2152
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/946/05946715.pdf
[firstpage_image] =>[orig_patent_app_number] => 311172
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/311172 | Page address space with varying page size and boundaries | Sep 22, 1994 | Issued |