
Thanh Y. Tran
Examiner (ID: 12125, Phone: (571)272-2110 , Office: P/2817 )
| Most Active Art Unit | 2817 |
| Art Unit(s) | 2841, 2892, 2829, 2827, 2817, 2822 |
| Total Applications | 1667 |
| Issued Applications | 1365 |
| Pending Applications | 115 |
| Abandoned Applications | 213 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19335620
[patent_doc_number] => 20240250050
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-25
[patent_title] => VERTICAL MEMORY DEVICES
[patent_app_type] => utility
[patent_app_number] => 18/593467
[patent_app_country] => US
[patent_app_date] => 2024-03-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10008
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18593467
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/593467 | Vertical memory devices | Feb 29, 2024 | Issued |
Array
(
[id] => 19688080
[patent_doc_number] => 20250006625
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-01-02
[patent_title] => SEMICONDUCTOR PACKAGE
[patent_app_type] => utility
[patent_app_number] => 18/437638
[patent_app_country] => US
[patent_app_date] => 2024-02-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5979
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18437638
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/437638 | SEMICONDUCTOR PACKAGE | Feb 8, 2024 | Pending |
Array
(
[id] => 19981852
[patent_doc_number] => 12349354
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-07-01
[patent_title] => Semiconductor memory device and manufacturing method thereof
[patent_app_type] => utility
[patent_app_number] => 18/435272
[patent_app_country] => US
[patent_app_date] => 2024-02-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 18
[patent_no_of_words] => 2228
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 149
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18435272
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/435272 | Semiconductor memory device and manufacturing method thereof | Feb 6, 2024 | Issued |
Array
(
[id] => 19634607
[patent_doc_number] => 20240413056
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-12-12
[patent_title] => CAPACITOR COMPONENT
[patent_app_type] => utility
[patent_app_number] => 18/433895
[patent_app_country] => US
[patent_app_date] => 2024-02-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4728
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18433895
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/433895 | CAPACITOR COMPONENT | Feb 5, 2024 | Pending |
Array
(
[id] => 19191514
[patent_doc_number] => 20240170427
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-23
[patent_title] => MEMORY DEVICES AND RELATED ELECTRONIC SYSTEMS
[patent_app_type] => utility
[patent_app_number] => 18/429311
[patent_app_country] => US
[patent_app_date] => 2024-01-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 19303
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18429311
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/429311 | Memory devices and related electronic systems | Jan 30, 2024 | Issued |
Array
(
[id] => 20204185
[patent_doc_number] => 12406970
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-09-02
[patent_title] => Semiconductor package and method of bonding workpieces
[patent_app_type] => utility
[patent_app_number] => 18/415558
[patent_app_country] => US
[patent_app_date] => 2024-01-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 16
[patent_no_of_words] => 3411
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18415558
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/415558 | Semiconductor package and method of bonding workpieces | Jan 16, 2024 | Issued |
Array
(
[id] => 20146844
[patent_doc_number] => 12381191
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-08-05
[patent_title] => Semiconductor package, method of bonding workpieces and method of manufacturing semiconductor package
[patent_app_type] => utility
[patent_app_number] => 18/411038
[patent_app_country] => US
[patent_app_date] => 2024-01-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 16
[patent_no_of_words] => 3487
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18411038
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/411038 | Semiconductor package, method of bonding workpieces and method of manufacturing semiconductor package | Jan 11, 2024 | Issued |
Array
(
[id] => 19308873
[patent_doc_number] => 20240237456
[patent_country] => US
[patent_kind] => A9
[patent_issue_date] => 2024-07-11
[patent_title] => ORGANIC LIGHT-EMITTING DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/400296
[patent_app_country] => US
[patent_app_date] => 2023-12-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10426
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 213
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18400296
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/400296 | Organic light-emitting device | Dec 28, 2023 | Issued |
Array
(
[id] => 19308873
[patent_doc_number] => 20240237456
[patent_country] => US
[patent_kind] => A9
[patent_issue_date] => 2024-07-11
[patent_title] => ORGANIC LIGHT-EMITTING DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/400296
[patent_app_country] => US
[patent_app_date] => 2023-12-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10426
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 213
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18400296
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/400296 | Organic light-emitting device | Dec 28, 2023 | Issued |
Array
(
[id] => 19305823
[patent_doc_number] => 20240234403
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-11
[patent_title] => STACKED MICROELECTRONIC PACKAGES INCLUDING INTERPOSER STRUCTURES AND RELATED METHODS, DEVICES, AND SYSTEMS
[patent_app_type] => utility
[patent_app_number] => 18/545996
[patent_app_country] => US
[patent_app_date] => 2023-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10771
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18545996
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/545996 | STACKED MICROELECTRONIC PACKAGES INCLUDING INTERPOSER STRUCTURES AND RELATED METHODS, DEVICES, AND SYSTEMS | Dec 18, 2023 | Pending |
Array
(
[id] => 19086151
[patent_doc_number] => 20240112952
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-04-04
[patent_title] => INTERCONNECT WIRES INCLUDING RELATIVELY LOW RESISTIVITY CORES
[patent_app_type] => utility
[patent_app_number] => 18/535623
[patent_app_country] => US
[patent_app_date] => 2023-12-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6308
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 163
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18535623
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/535623 | Interconnect wires including relatively low resistivity cores | Dec 10, 2023 | Issued |
Array
(
[id] => 19055065
[patent_doc_number] => 20240097034
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-03-21
[patent_title] => METHOD FOR FABRICATING A STRAINED STRUCTURE AND STRUCTURE FORMED
[patent_app_type] => utility
[patent_app_number] => 18/522461
[patent_app_country] => US
[patent_app_date] => 2023-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5948
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18522461
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/522461 | Method for fabricating a strained structure and structure formed | Nov 28, 2023 | Issued |
Array
(
[id] => 20760265
[patent_doc_number] => 12653061
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-06-09
[patent_title] => Package structure and method of manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 18/520467
[patent_app_country] => US
[patent_app_date] => 2023-11-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 18
[patent_no_of_words] => 5467
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 251
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18520467
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/520467 | Package structure and method of manufacturing the same | Nov 26, 2023 | Issued |
Array
(
[id] => 20900743
[patent_doc_number] => 12708026
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-08-11
[patent_title] => Package structure and method of manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 18/516753
[patent_app_country] => US
[patent_app_date] => 2023-11-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 18
[patent_no_of_words] => 5467
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18516753
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/516753 | PACKAGE STRUCTURE AND METHOD OF MANUFACTURING THE SAME | Nov 20, 2023 | Pending |
Array
(
[id] => 20082543
[patent_doc_number] => 12356640
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-07-08
[patent_title] => High-K capacitor dielectric having a metal oxide area comprising boron, electrical device and semiconductor apparatus including the same
[patent_app_type] => utility
[patent_app_number] => 18/512648
[patent_app_country] => US
[patent_app_date] => 2023-11-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 19
[patent_no_of_words] => 8172
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18512648
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/512648 | High-K capacitor dielectric having a metal oxide area comprising boron, electrical device and semiconductor apparatus including the same | Nov 16, 2023 | Issued |
Array
(
[id] => 20082543
[patent_doc_number] => 12356640
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-07-08
[patent_title] => High-K capacitor dielectric having a metal oxide area comprising boron, electrical device and semiconductor apparatus including the same
[patent_app_type] => utility
[patent_app_number] => 18/512648
[patent_app_country] => US
[patent_app_date] => 2023-11-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 19
[patent_no_of_words] => 8172
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18512648
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/512648 | High-K capacitor dielectric having a metal oxide area comprising boron, electrical device and semiconductor apparatus including the same | Nov 16, 2023 | Issued |
Array
(
[id] => 20082543
[patent_doc_number] => 12356640
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-07-08
[patent_title] => High-K capacitor dielectric having a metal oxide area comprising boron, electrical device and semiconductor apparatus including the same
[patent_app_type] => utility
[patent_app_number] => 18/512648
[patent_app_country] => US
[patent_app_date] => 2023-11-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 19
[patent_no_of_words] => 8172
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18512648
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/512648 | High-K capacitor dielectric having a metal oxide area comprising boron, electrical device and semiconductor apparatus including the same | Nov 16, 2023 | Issued |
Array
(
[id] => 20082543
[patent_doc_number] => 12356640
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-07-08
[patent_title] => High-K capacitor dielectric having a metal oxide area comprising boron, electrical device and semiconductor apparatus including the same
[patent_app_type] => utility
[patent_app_number] => 18/512648
[patent_app_country] => US
[patent_app_date] => 2023-11-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 19
[patent_no_of_words] => 8172
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18512648
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/512648 | High-K capacitor dielectric having a metal oxide area comprising boron, electrical device and semiconductor apparatus including the same | Nov 16, 2023 | Issued |
Array
(
[id] => 19995582
[patent_doc_number] => 20250133804
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-04-24
[patent_title] => LATERAL DIFFUSION METAL OXIDE SEMICONDUCTOR (LDMOS) TRANSISTOR AND METHOD OF MAKING
[patent_app_type] => utility
[patent_app_number] => 18/505257
[patent_app_country] => US
[patent_app_date] => 2023-11-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11900
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18505257
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/505257 | LATERAL DIFFUSION METAL OXIDE SEMICONDUCTOR (LDMOS) TRANSISTOR AND METHOD OF MAKING | Nov 8, 2023 | Pending |
Array
(
[id] => 18991213
[patent_doc_number] => 20240063182
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-02-22
[patent_title] => SEMICONDUCTOR PACKAGES INCLUDING PASSIVE DEVICES AND METHODS OF FORMING SAME
[patent_app_type] => utility
[patent_app_number] => 18/501314
[patent_app_country] => US
[patent_app_date] => 2023-11-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13181
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18501314
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/501314 | Semiconductor packages including passive devices and methods of forming same | Nov 2, 2023 | Issued |