
Thanhha S. Pham
Examiner (ID: 17114, Phone: (571)272-1696 , Office: P/2819 )
| Most Active Art Unit | 2819 |
| Art Unit(s) | 2812, 2813, 2819, 2894 |
| Total Applications | 1792 |
| Issued Applications | 1465 |
| Pending Applications | 114 |
| Abandoned Applications | 231 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 14476247
[patent_doc_number] => 20190189772
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-06-20
[patent_title] => Semiconductor Device Comprising a Barrier Region
[patent_app_type] => utility
[patent_app_number] => 16/219108
[patent_app_country] => US
[patent_app_date] => 2018-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12702
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16219108
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/219108 | Semiconductor device comprising a barrier region | Dec 12, 2018 | Issued |
Array
(
[id] => 14938793
[patent_doc_number] => 20190305035
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-10-03
[patent_title] => DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/219707
[patent_app_country] => US
[patent_app_date] => 2018-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14374
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16219707
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/219707 | Display device | Dec 12, 2018 | Issued |
Array
(
[id] => 15922167
[patent_doc_number] => 10658332
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-05-19
[patent_title] => Stack packages including bridge dies
[patent_app_type] => utility
[patent_app_number] => 16/219676
[patent_app_country] => US
[patent_app_date] => 2018-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 18
[patent_no_of_words] => 8893
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 182
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16219676
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/219676 | Stack packages including bridge dies | Dec 12, 2018 | Issued |
Array
(
[id] => 17033017
[patent_doc_number] => 11094837
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-08-17
[patent_title] => Integrated photodetector
[patent_app_type] => utility
[patent_app_number] => 16/212870
[patent_app_country] => US
[patent_app_date] => 2018-12-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 10
[patent_no_of_words] => 7793
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 298
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16212870
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/212870 | Integrated photodetector | Dec 6, 2018 | Issued |
Array
(
[id] => 16645587
[patent_doc_number] => 10923455
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-02-16
[patent_title] => Semiconductor apparatus and method for preparing the same
[patent_app_type] => utility
[patent_app_number] => 16/209540
[patent_app_country] => US
[patent_app_date] => 2018-12-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 20
[patent_no_of_words] => 5149
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 276
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16209540
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/209540 | Semiconductor apparatus and method for preparing the same | Dec 3, 2018 | Issued |
Array
(
[id] => 16759896
[patent_doc_number] => 10978453
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-04-13
[patent_title] => Integrated circuit devices and methods of fabricating such devices
[patent_app_type] => utility
[patent_app_number] => 16/205481
[patent_app_country] => US
[patent_app_date] => 2018-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 29
[patent_no_of_words] => 11200
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 203
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16205481
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/205481 | Integrated circuit devices and methods of fabricating such devices | Nov 29, 2018 | Issued |
Array
(
[id] => 14542653
[patent_doc_number] => 20190206948
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-07-04
[patent_title] => ARRAY SUBSTRATE AND METHOD FOR MANUFACTURING THE SAME, DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/195332
[patent_app_country] => US
[patent_app_date] => 2018-11-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11512
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16195332
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/195332 | Array substrate and method for manufacturing the same, display device | Nov 18, 2018 | Issued |
Array
(
[id] => 14317547
[patent_doc_number] => 20190148477
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-05-16
[patent_title] => DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/189270
[patent_app_country] => US
[patent_app_date] => 2018-11-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10072
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16189270
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/189270 | Display device | Nov 12, 2018 | Issued |
Array
(
[id] => 15580811
[patent_doc_number] => 10580799
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-03-03
[patent_title] => Thin film transistor and display device comprising the same
[patent_app_type] => utility
[patent_app_number] => 16/186590
[patent_app_country] => US
[patent_app_date] => 2018-11-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 15
[patent_no_of_words] => 5588
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 169
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16186590
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/186590 | Thin film transistor and display device comprising the same | Nov 11, 2018 | Issued |
Array
(
[id] => 13963435
[patent_doc_number] => 20190058062
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-02-21
[patent_title] => HIGH DOSE IMPLANTATION FOR ULTRATHIN SEMICONDUCTOR-ON-INSULATOR SUBSTRATES
[patent_app_type] => utility
[patent_app_number] => 16/168771
[patent_app_country] => US
[patent_app_date] => 2018-10-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4741
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16168771
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/168771 | High dose implantation for ultrathin semiconductor-on-insulator substrates | Oct 22, 2018 | Issued |
Array
(
[id] => 16233878
[patent_doc_number] => 10741441
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-08-11
[patent_title] => Collar formation for chamfer-less and chamfered vias
[patent_app_type] => utility
[patent_app_number] => 16/145733
[patent_app_country] => US
[patent_app_date] => 2018-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 20
[patent_no_of_words] => 4156
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 254
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16145733
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/145733 | Collar formation for chamfer-less and chamfered vias | Sep 27, 2018 | Issued |
Array
(
[id] => 16495726
[patent_doc_number] => 10861775
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-12-08
[patent_title] => Connecting clip design for pressure sintering
[patent_app_type] => utility
[patent_app_number] => 16/145517
[patent_app_country] => US
[patent_app_date] => 2018-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6492
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 163
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16145517
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/145517 | Connecting clip design for pressure sintering | Sep 27, 2018 | Issued |
Array
(
[id] => 14350903
[patent_doc_number] => 20190157424
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-05-23
[patent_title] => TRANSISTORS WITH DIELECTRIC-ISOLATED SOURCE AND DRAIN REGIONS
[patent_app_type] => utility
[patent_app_number] => 16/144141
[patent_app_country] => US
[patent_app_date] => 2018-09-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6064
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 47
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16144141
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/144141 | TRANSISTORS WITH DIELECTRIC-ISOLATED SOURCE AND DRAIN REGIONS | Sep 26, 2018 | Abandoned |
Array
(
[id] => 17956506
[patent_doc_number] => 11482621
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-10-25
[patent_title] => Vertically stacked CMOS with upfront M0 interconnect
[patent_app_type] => utility
[patent_app_number] => 16/143222
[patent_app_country] => US
[patent_app_date] => 2018-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 10
[patent_no_of_words] => 10725
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16143222
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/143222 | Vertically stacked CMOS with upfront M0 interconnect | Sep 25, 2018 | Issued |
Array
(
[id] => 16286170
[patent_doc_number] => 20200279772
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-09-03
[patent_title] => Volumetric Expansion Of Metal-Containing Films By Silicidation
[patent_app_type] => utility
[patent_app_number] => 16/647310
[patent_app_country] => US
[patent_app_date] => 2018-09-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5596
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16647310
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/647310 | Volumetric expansion of metal-containing films by silicidation | Sep 13, 2018 | Issued |
Array
(
[id] => 16668633
[patent_doc_number] => 10937892
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-03-02
[patent_title] => Nano multilayer carbon-rich low-k spacer
[patent_app_type] => utility
[patent_app_number] => 16/127720
[patent_app_country] => US
[patent_app_date] => 2018-09-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 6615
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16127720
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/127720 | Nano multilayer carbon-rich low-k spacer | Sep 10, 2018 | Issued |
Array
(
[id] => 16637988
[patent_doc_number] => 10916503
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-02-09
[patent_title] => Back end of line metallization structure
[patent_app_type] => utility
[patent_app_number] => 16/127584
[patent_app_country] => US
[patent_app_date] => 2018-09-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 7
[patent_no_of_words] => 4488
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 167
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16127584
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/127584 | Back end of line metallization structure | Sep 10, 2018 | Issued |
Array
(
[id] => 14573591
[patent_doc_number] => 20190214403
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-07-11
[patent_title] => SEMICONDUCTOR MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/127512
[patent_app_country] => US
[patent_app_date] => 2018-09-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11547
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16127512
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/127512 | Semiconductor memory device | Sep 10, 2018 | Issued |
Array
(
[id] => 14046447
[patent_doc_number] => 20190079330
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-03-14
[patent_title] => ACTIVE MATRIX SUBSTRATE AND DEMULTIPLEXER CIRCUIT
[patent_app_type] => utility
[patent_app_number] => 16/123045
[patent_app_country] => US
[patent_app_date] => 2018-09-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 22060
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 350
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16123045
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/123045 | Active matrix substrate and demultiplexer circuit | Sep 5, 2018 | Issued |
Array
(
[id] => 15260299
[patent_doc_number] => 20190378883
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-12-12
[patent_title] => DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/120473
[patent_app_country] => US
[patent_app_date] => 2018-09-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3997
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16120473
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/120473 | DISPLAY DEVICE | Sep 3, 2018 | Abandoned |