
Thanhha S. Pham
Examiner (ID: 11625)
| Most Active Art Unit | 2819 |
| Art Unit(s) | 2813, 2819, 2812, 2894 |
| Total Applications | 1754 |
| Issued Applications | 1445 |
| Pending Applications | 106 |
| Abandoned Applications | 230 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 18137243
[patent_doc_number] => 11562932
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-01-24
[patent_title] => Method to improve CMOS device performance
[patent_app_type] => utility
[patent_app_number] => 15/926759
[patent_app_country] => US
[patent_app_date] => 2018-03-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 14
[patent_no_of_words] => 4108
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 157
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15926759
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/926759 | Method to improve CMOS device performance | Mar 19, 2018 | Issued |
Array
(
[id] => 13320661
[patent_doc_number] => 20180211868
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-07-26
[patent_title] => Methods for Isolating Portions of a Loop of Pitch-Multiplied Material and Related Structures
[patent_app_type] => utility
[patent_app_number] => 15/925418
[patent_app_country] => US
[patent_app_date] => 2018-03-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7886
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15925418
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/925418 | Methods for isolating portions of a loop of pitch-multiplied material and related structures | Mar 18, 2018 | Issued |
Array
(
[id] => 15519573
[patent_doc_number] => 10566385
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-02-18
[patent_title] => Semiconductor apparatus including magnetoresistive device
[patent_app_type] => utility
[patent_app_number] => 15/925043
[patent_app_country] => US
[patent_app_date] => 2018-03-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 27
[patent_no_of_words] => 17611
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 159
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15925043
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/925043 | Semiconductor apparatus including magnetoresistive device | Mar 18, 2018 | Issued |
Array
(
[id] => 13306601
[patent_doc_number] => 20180204837
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-07-19
[patent_title] => MINIMIZING SHORTING BETWEEN FINFET EPITAXIAL REGIONS
[patent_app_type] => utility
[patent_app_number] => 15/923097
[patent_app_country] => US
[patent_app_date] => 2018-03-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3778
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15923097
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/923097 | Minimizing shorting between FinFET epitaxial regions | Mar 15, 2018 | Issued |
Array
(
[id] => 15351623
[patent_doc_number] => 20200013703
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-01-09
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/483872
[patent_app_country] => US
[patent_app_date] => 2018-03-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16821
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 275
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16483872
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/483872 | Semiconductor device | Mar 13, 2018 | Issued |
Array
(
[id] => 13405495
[patent_doc_number] => 20180254290
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-09-06
[patent_title] => Metal Oxide Thin Film Semiconductor Device Monolithically Integrated With Dissimilar Device on the Same Wafer
[patent_app_type] => utility
[patent_app_number] => 15/906322
[patent_app_country] => US
[patent_app_date] => 2018-02-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5995
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 39
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15906322
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/906322 | Metal Oxide Thin Film Semiconductor Device Monolithically Integrated With Dissimilar Device on the Same Wafer | Feb 26, 2018 | Abandoned |
Array
(
[id] => 13420177
[patent_doc_number] => 20180261631
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-09-13
[patent_title] => ARRAY SUBSTRATE, LIQUID CRYSTAL DISPLAY, THIN FILM TRANSISTOR, AND MANUFACTURING METHOD OF ARRAY SUBSTRATE
[patent_app_type] => utility
[patent_app_number] => 15/906665
[patent_app_country] => US
[patent_app_date] => 2018-02-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10090
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 170
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15906665
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/906665 | Array substrate, liquid crystal display, thin film transistor, and manufacturing method of array substrate | Feb 26, 2018 | Issued |
Array
(
[id] => 14382381
[patent_doc_number] => 20190165103
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-05-30
[patent_title] => SEMICONDUCTOR DEVICE AND FABRICATING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 15/904699
[patent_app_country] => US
[patent_app_date] => 2018-02-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7556
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15904699
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/904699 | Semiconductor device and fabricating method thereof | Feb 25, 2018 | Issued |
Array
(
[id] => 14753341
[patent_doc_number] => 20190259844
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-08-22
[patent_title] => METALLIC SEALANTS IN TRANSISTOR ARRANGEMENTS
[patent_app_type] => utility
[patent_app_number] => 15/899590
[patent_app_country] => US
[patent_app_date] => 2018-02-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13406
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -21
[patent_words_short_claim] => 40
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15899590
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/899590 | Metallic sealants in transistor arrangements | Feb 19, 2018 | Issued |
Array
(
[id] => 15300251
[patent_doc_number] => 20190393261
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-12-26
[patent_title] => IMAGING DEVICE AND ELECTRONIC APPARATUS
[patent_app_type] => utility
[patent_app_number] => 16/483921
[patent_app_country] => US
[patent_app_date] => 2018-02-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13203
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16483921
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/483921 | Imaging device and electronic apparatus | Feb 6, 2018 | Issued |
Array
(
[id] => 13349853
[patent_doc_number] => 20180226466
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-08-09
[patent_title] => ACTIVE-MATRIX DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/888398
[patent_app_country] => US
[patent_app_date] => 2018-02-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7733
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 175
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15888398
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/888398 | Active-matrix display device including TFT substrate with two layers arranged in symmetry with same-colored subpixels | Feb 4, 2018 | Issued |
Array
(
[id] => 12800083
[patent_doc_number] => 20180158530
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-06-07
[patent_title] => METHOD FOR DETECTING A THINNING OF THE SEMICONDUCTOR SUBSTRATE OF AN INTEGRATED CIRCUIT FROM ITS BACK FACE AND CORRESPONDING INTEGRATED CIRCUIT
[patent_app_type] => utility
[patent_app_number] => 15/886243
[patent_app_country] => US
[patent_app_date] => 2018-02-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2468
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15886243
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/886243 | Method for detecting a thinning of the semiconductor substrate of an integrated circuit from its back face and corresponding integrated circuit | Jan 31, 2018 | Issued |
Array
(
[id] => 12779005
[patent_doc_number] => 20180151503
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-05-31
[patent_title] => Interlevel Conductor Pre-Fill Utilizing Selective Barrier Deposition
[patent_app_type] => utility
[patent_app_number] => 15/877751
[patent_app_country] => US
[patent_app_date] => 2018-01-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6784
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15877751
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/877751 | Interlevel conductor pre-fill utilizing selective barrier deposition | Jan 22, 2018 | Issued |
Array
(
[id] => 12778771
[patent_doc_number] => 20180151425
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-05-31
[patent_title] => Contact Openings and Methods Forming Same
[patent_app_type] => utility
[patent_app_number] => 15/870058
[patent_app_country] => US
[patent_app_date] => 2018-01-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5090
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15870058
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/870058 | Contact openings and methods forming same | Jan 11, 2018 | Issued |
Array
(
[id] => 13799665
[patent_doc_number] => 20190013371
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-01-10
[patent_title] => DISPLAY DEVICE AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 15/867882
[patent_app_country] => US
[patent_app_date] => 2018-01-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7656
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -21
[patent_words_short_claim] => 45
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15867882
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/867882 | Display device including a layer with fine holes and method of manufacturing the same | Jan 10, 2018 | Issued |
Array
(
[id] => 13582029
[patent_doc_number] => 20180342563
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-11-29
[patent_title] => OLED DISPLAY SUBSTRATE AND MANUFACTURING METHOD THEREOF, DISPLAY PANEL AND DISPLAY APPARATUS
[patent_app_type] => utility
[patent_app_number] => 15/867084
[patent_app_country] => US
[patent_app_date] => 2018-01-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4974
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15867084
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/867084 | OLED DISPLAY SUBSTRATE AND MANUFACTURING METHOD THEREOF, DISPLAY PANEL AND DISPLAY APPARATUS | Jan 9, 2018 | Abandoned |
Array
(
[id] => 12918076
[patent_doc_number] => 20180197868
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-07-12
[patent_title] => SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 15/866482
[patent_app_country] => US
[patent_app_date] => 2018-01-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3147
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15866482
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/866482 | SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF | Jan 9, 2018 | Abandoned |
Array
(
[id] => 14827133
[patent_doc_number] => 10410577
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-09-10
[patent_title] => Display panel
[patent_app_type] => utility
[patent_app_number] => 15/866487
[patent_app_country] => US
[patent_app_date] => 2018-01-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4731
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15866487
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/866487 | Display panel | Jan 9, 2018 | Issued |
Array
(
[id] => 14644585
[patent_doc_number] => 10367043
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-07-30
[patent_title] => Display device and electronic device
[patent_app_type] => utility
[patent_app_number] => 15/865482
[patent_app_country] => US
[patent_app_date] => 2018-01-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 36
[patent_figures_cnt] => 105
[patent_no_of_words] => 29687
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15865482
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/865482 | Display device and electronic device | Jan 8, 2018 | Issued |
Array
(
[id] => 13862315
[patent_doc_number] => 10192883
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-01-29
[patent_title] => Vertical memory device
[patent_app_type] => utility
[patent_app_number] => 15/863342
[patent_app_country] => US
[patent_app_date] => 2018-01-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 38
[patent_figures_cnt] => 39
[patent_no_of_words] => 12074
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15863342
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/863342 | Vertical memory device | Jan 4, 2018 | Issued |