
Thanhha S. Pham
Examiner (ID: 11625)
| Most Active Art Unit | 2819 |
| Art Unit(s) | 2813, 2819, 2812, 2894 |
| Total Applications | 1754 |
| Issued Applications | 1445 |
| Pending Applications | 106 |
| Abandoned Applications | 230 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 12033805
[patent_doc_number] => 20170323904
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-11-09
[patent_title] => 'THIN FILM TRANSISTOR ARRAY PANEL AND MANUFACTURING METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 15/434150
[patent_app_country] => US
[patent_app_date] => 2017-02-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 10108
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15434150
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/434150 | Thin film transistor array panel and manufacturing method thereof | Feb 15, 2017 | Issued |
Array
(
[id] => 12047596
[patent_doc_number] => 09825206
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-11-21
[patent_title] => 'Light-emitting device'
[patent_app_type] => utility
[patent_app_number] => 15/433896
[patent_app_country] => US
[patent_app_date] => 2017-02-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 16
[patent_no_of_words] => 3761
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 47
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15433896
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/433896 | Light-emitting device | Feb 14, 2017 | Issued |
Array
(
[id] => 11904235
[patent_doc_number] => 09773675
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-09-26
[patent_title] => '3D material modification for advanced processing'
[patent_app_type] => utility
[patent_app_number] => 15/432368
[patent_app_country] => US
[patent_app_date] => 2017-02-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 10
[patent_no_of_words] => 7625
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15432368
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/432368 | 3D material modification for advanced processing | Feb 13, 2017 | Issued |
Array
(
[id] => 12109055
[patent_doc_number] => 09865543
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-01-09
[patent_title] => 'Structure and method for inhibiting cobalt diffusion'
[patent_app_type] => utility
[patent_app_number] => 15/416152
[patent_app_country] => US
[patent_app_date] => 2017-01-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 10
[patent_no_of_words] => 4111
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15416152
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/416152 | Structure and method for inhibiting cobalt diffusion | Jan 25, 2017 | Issued |
| 15/406482 | REPLACEMENT METAL GATES TO ENHANCE TRANSISTOR STRAIN | Jan 12, 2017 | Abandoned |
Array
(
[id] => 11990233
[patent_doc_number] => 20170294388
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-10-12
[patent_title] => 'VERTICAL MEMORY DEVICES AND METHODS OF MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 15/401486
[patent_app_country] => US
[patent_app_date] => 2017-01-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 31
[patent_figures_cnt] => 31
[patent_no_of_words] => 10798
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15401486
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/401486 | Vertical memory devices and methods of manufacturing the same | Jan 8, 2017 | Issued |
Array
(
[id] => 12257095
[patent_doc_number] => 09929245
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-03-27
[patent_title] => 'Semiconductor structures and methods for multi-level work function'
[patent_app_type] => utility
[patent_app_number] => 15/401171
[patent_app_country] => US
[patent_app_date] => 2017-01-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 41
[patent_no_of_words] => 5735
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15401171
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/401171 | Semiconductor structures and methods for multi-level work function | Jan 8, 2017 | Issued |
Array
(
[id] => 11544868
[patent_doc_number] => 20170098693
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-04-06
[patent_title] => 'SEMICONDUCTOR DEVICE AND METHOD OF FORMATION'
[patent_app_type] => utility
[patent_app_number] => 15/381047
[patent_app_country] => US
[patent_app_date] => 2016-12-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 5020
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15381047
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/381047 | Semiconductor device and method of formation | Dec 14, 2016 | Issued |
Array
(
[id] => 15547911
[patent_doc_number] => 10573747
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-02-25
[patent_title] => Multi-threshold voltage devices and associated techniques and configurations
[patent_app_type] => utility
[patent_app_number] => 15/377994
[patent_app_country] => US
[patent_app_date] => 2016-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 12
[patent_no_of_words] => 12194
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 202
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15377994
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/377994 | Multi-threshold voltage devices and associated techniques and configurations | Dec 12, 2016 | Issued |
Array
(
[id] => 13653515
[patent_doc_number] => 09853079
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-12-26
[patent_title] => Method of forming a stress released image sensor package structure
[patent_app_type] => utility
[patent_app_number] => 15/369603
[patent_app_country] => US
[patent_app_date] => 2016-12-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 20
[patent_no_of_words] => 2665
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 185
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15369603
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/369603 | Method of forming a stress released image sensor package structure | Dec 4, 2016 | Issued |
Array
(
[id] => 15376329
[patent_doc_number] => 10529894
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-01-07
[patent_title] => Contact etching and metallization for improved LED device performance and reliability
[patent_app_type] => utility
[patent_app_number] => 15/777255
[patent_app_country] => US
[patent_app_date] => 2016-11-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 14
[patent_no_of_words] => 4230
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 157
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15777255
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/777255 | Contact etching and metallization for improved LED device performance and reliability | Nov 13, 2016 | Issued |
Array
(
[id] => 11446382
[patent_doc_number] => 20170047402
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-02-16
[patent_title] => 'SEMICONDUCTOR DEVICE INCLUDING NANOWIRE TRANSISTOR'
[patent_app_type] => utility
[patent_app_number] => 15/339690
[patent_app_country] => US
[patent_app_date] => 2016-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 49
[patent_figures_cnt] => 49
[patent_no_of_words] => 14838
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15339690
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/339690 | Semiconductor device including nanowire transistor | Oct 30, 2016 | Issued |
Array
(
[id] => 11847519
[patent_doc_number] => 09735077
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-08-15
[patent_title] => 'Heterogeneous miniaturization platform'
[patent_app_type] => utility
[patent_app_number] => 15/333832
[patent_app_country] => US
[patent_app_date] => 2016-10-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 14
[patent_no_of_words] => 11137
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15333832
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/333832 | Heterogeneous miniaturization platform | Oct 24, 2016 | Issued |
Array
(
[id] => 14644515
[patent_doc_number] => 10367008
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-07-30
[patent_title] => Array substrate, display panel and display device
[patent_app_type] => utility
[patent_app_number] => 15/521016
[patent_app_country] => US
[patent_app_date] => 2016-10-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 14
[patent_no_of_words] => 7987
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 253
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15521016
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/521016 | Array substrate, display panel and display device | Oct 23, 2016 | Issued |
Array
(
[id] => 12263875
[patent_doc_number] => 20180083070
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-22
[patent_title] => 'ARRAY SUBSTRATE, DISPLAY PANEL AND DISPLAY APPARATUS HAVING THE SAME, AND FABRICATING METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 15/520554
[patent_app_country] => US
[patent_app_date] => 2016-10-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 9077
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15520554
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/520554 | Array substrate, display panel and display apparatus having the same, and fabricating method thereof | Oct 10, 2016 | Issued |
Array
(
[id] => 11925842
[patent_doc_number] => 09793433
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-10-17
[patent_title] => 'UV light emitting devices and systems and methods for production'
[patent_app_type] => utility
[patent_app_number] => 15/288181
[patent_app_country] => US
[patent_app_date] => 2016-10-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 11308
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 168
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15288181
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/288181 | UV light emitting devices and systems and methods for production | Oct 6, 2016 | Issued |
Array
(
[id] => 12168317
[patent_doc_number] => 09887089
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-02-06
[patent_title] => 'Semiconductor structures having T-shaped electrodes'
[patent_app_type] => utility
[patent_app_number] => 15/285782
[patent_app_country] => US
[patent_app_date] => 2016-10-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 15
[patent_no_of_words] => 2863
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 259
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15285782
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/285782 | Semiconductor structures having T-shaped electrodes | Oct 4, 2016 | Issued |
Array
(
[id] => 16699998
[patent_doc_number] => 10950606
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-03-16
[patent_title] => Dual fin endcap for self-aligned gate edge (SAGE) architectures
[patent_app_type] => utility
[patent_app_number] => 16/318316
[patent_app_country] => US
[patent_app_date] => 2016-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 23
[patent_no_of_words] => 12757
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 189
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16318316
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/318316 | Dual fin endcap for self-aligned gate edge (SAGE) architectures | Sep 29, 2016 | Issued |
Array
(
[id] => 11398069
[patent_doc_number] => 20170018606
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-01-19
[patent_title] => 'BIPOLAR TRANSISTOR WITH CARBON ALLOYED CONTACTS'
[patent_app_type] => utility
[patent_app_number] => 15/278816
[patent_app_country] => US
[patent_app_date] => 2016-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5308
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15278816
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/278816 | Bipolar transistor with carbon alloyed contacts | Sep 27, 2016 | Issued |
Array
(
[id] => 13030593
[patent_doc_number] => 10037920
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-07-31
[patent_title] => Method for semiconductor device fabrication
[patent_app_type] => utility
[patent_app_number] => 15/276475
[patent_app_country] => US
[patent_app_date] => 2016-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 27
[patent_no_of_words] => 5701
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15276475
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/276475 | Method for semiconductor device fabrication | Sep 25, 2016 | Issued |