Thanhha S. Pham

Array ( [id] => 6540079 [patent_doc_number] => 20100124821 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-05-20 [patent_title] => 'METHODS FOR FORMING A CONDUCTIVE MATERIAL, METHODS FOR SELECTIVELY FORMING A CONDUCTIVE MATERIAL, METHODS FOR FORMING PLATINUM, AND METHODS FOR FORMING CONDUCTIVE STRUCTURES' [patent_app_type] => utility [patent_app_number] => 12/274169 [patent_app_country] => US [patent_app_date] => 2008-11-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4301 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0124/20100124821.pdf [firstpage_image] =>[orig_patent_app_number] => 12274169 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5409912 [patent_doc_number] => 20090123811 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-05-14 [patent_title] => 'ELECTROCHEMICAL CELL AND FUEL CELL INCLUDING IT' [patent_app_type] => utility [patent_app_number] => 12/269403 [patent_app_country] => US [patent_app_date] => 2008-11-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 2085 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0123/20090123811.pdf [firstpage_image] =>[orig_patent_app_number] => 12269403 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 220965 [patent_doc_number] => 07608511 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2009-10-27 [patent_title] => 'Fabrication method of trenched power MOSFET with low gate impedance' [patent_app_type] => utility [patent_app_number] => 12/289860 [patent_app_country] => US [patent_app_date] => 2008-11-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 16 [patent_no_of_words] => 3201 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 198 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/608/07608511.pdf [firstpage_image] =>[orig_patent_app_number] => 12289860 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6304211 [patent_doc_number] => 20100109046 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-05-06 [patent_title] => 'Methods of forming low interface resistance contacts and structures formed thereby' [patent_app_type] => utility [patent_app_number] => 12/290809 [patent_app_country] => US [patent_app_date] => 2008-11-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2364 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0109/20100109046.pdf [firstpage_image] =>[orig_patent_app_number] => 12290809 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5410177 [patent_doc_number] => 20090124076 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-05-14 [patent_title] => 'METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE' [patent_app_type] => utility [patent_app_number] => 12/262439 [patent_app_country] => US [patent_app_date] => 2008-10-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 12409 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0124/20090124076.pdf [firstpage_image] =>[orig_patent_app_number] => 12262439 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4634915 [patent_doc_number] => 08013368 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-09-06 [patent_title] => 'Replacement gates to enhance transistor strain' [patent_app_type] => utility [patent_app_number] => 12/288937 [patent_app_country] => US [patent_app_date] => 2008-10-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 10 [patent_no_of_words] => 3850 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 132 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/013/08013368.pdf [firstpage_image] =>[orig_patent_app_number] => 12288937 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6448846 [patent_doc_number] => 20100105204 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-04-29 [patent_title] => 'METHOD TO MODULATE COVERAGE OF BARRIER AND SEED LAYER USING TITANIUM NITRIDE' [patent_app_type] => utility [patent_app_number] => 12/257279 [patent_app_country] => US [patent_app_date] => 2008-10-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 5029 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0105/20100105204.pdf [firstpage_image] =>[orig_patent_app_number] => 12257279 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5265050 [patent_doc_number] => 20090117735 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-05-07 [patent_title] => 'IMPLANTATION OF MULTIPLE SPECIES TO ADDRESS COPPER RELIABILITY' [patent_app_type] => utility [patent_app_number] => 12/255181 [patent_app_country] => US [patent_app_date] => 2008-10-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 4908 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0117/20090117735.pdf [firstpage_image] =>[orig_patent_app_number] => 12255181 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 141953 [patent_doc_number] => 07691738 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-04-06 [patent_title] => 'Metal line in semiconductor device and fabricating method thereof' [patent_app_type] => utility [patent_app_number] => 12/254019 [patent_app_country] => US [patent_app_date] => 2008-10-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 11 [patent_no_of_words] => 2489 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 165 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/691/07691738.pdf [firstpage_image] =>[orig_patent_app_number] => 12254019 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5435726 [patent_doc_number] => 20090170313 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-07-02 [patent_title] => 'Method for Manufacturing Semiconductor Device' [patent_app_type] => utility [patent_app_number] => 12/251769 [patent_app_country] => US [patent_app_date] => 2008-10-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2541 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0170/20090170313.pdf [firstpage_image] =>[orig_patent_app_number] => 12251769 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6356955 [patent_doc_number] => 20100087061 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-04-08 [patent_title] => 'INTEGRATED CIRCUIT SYSTEM EMPLOYING BACKSIDE ENERGY SOURCE FOR ELECTRICAL CONTACT FORMATION' [patent_app_type] => utility [patent_app_number] => 12/247479 [patent_app_country] => US [patent_app_date] => 2008-10-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 5398 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0087/20100087061.pdf [firstpage_image] =>[orig_patent_app_number] => 12247479 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 236268 [patent_doc_number] => 07595249 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-09-29 [patent_title] => 'Bipolar transistors with vertical structures' [patent_app_type] => utility [patent_app_number] => 12/286239 [patent_app_country] => US [patent_app_date] => 2008-09-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 32 [patent_no_of_words] => 9277 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 130 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/595/07595249.pdf [firstpage_image] =>[orig_patent_app_number] => 12286239 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5508659 [patent_doc_number] => 20090081866 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-03-26 [patent_title] => 'VAPOR DEPOSITION OF TUNGSTEN MATERIALS' [patent_app_type] => utility [patent_app_number] => 12/239046 [patent_app_country] => US [patent_app_date] => 2008-09-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 9528 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0081/20090081866.pdf [firstpage_image] =>[orig_patent_app_number] => 12239046 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4431844 [patent_doc_number] => 07968392 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-06-28 [patent_title] => 'Tri-gate integration with embedded floating body memory cell using a high-K dual metal gate' [patent_app_type] => utility [patent_app_number] => 12/209799 [patent_app_country] => US [patent_app_date] => 2008-09-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 19 [patent_no_of_words] => 2999 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 108 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/968/07968392.pdf [firstpage_image] =>[orig_patent_app_number] => 12209799 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4523382 [patent_doc_number] => 07951706 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-05-31 [patent_title] => 'Method of manufacturing metal interconnection' [patent_app_type] => utility [patent_app_number] => 12/200969 [patent_app_country] => US [patent_app_date] => 2008-08-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 2116 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 161 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/951/07951706.pdf [firstpage_image] =>[orig_patent_app_number] => 12200969 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 121384 [patent_doc_number] => 07709316 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-05-04 [patent_title] => 'Method of fabricating gate structure' [patent_app_type] => utility [patent_app_number] => 12/192128 [patent_app_country] => US [patent_app_date] => 2008-08-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 3398 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 88 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/709/07709316.pdf [firstpage_image] =>[orig_patent_app_number] => 12192128 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7762075 [patent_doc_number] => 08114722 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-02-14 [patent_title] => 'Manufacturing method of semiconductor device' [patent_app_type] => utility [patent_app_number] => 12/190059 [patent_app_country] => US [patent_app_date] => 2008-08-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 53 [patent_no_of_words] => 18380 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 145 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/114/08114722.pdf [firstpage_image] =>[orig_patent_app_number] => 12190059 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4946633 [patent_doc_number] => 20080302759 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-12-11 [patent_title] => 'End functionalization of carbon nanotubes' [patent_app_type] => utility [patent_app_number] => 12/228017 [patent_app_country] => US [patent_app_date] => 2008-08-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2300 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0302/20080302759.pdf [firstpage_image] =>[orig_patent_app_number] => 12228017 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8944036 [patent_doc_number] => 08497214 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-07-30 [patent_title] => 'Semiconductor device manufacturing method' [patent_app_type] => utility [patent_app_number] => 12/675289 [patent_app_country] => US [patent_app_date] => 2008-08-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 19 [patent_no_of_words] => 6844 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 139 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12675289 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4789547 [patent_doc_number] => 20080290520 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-11-27 [patent_title] => 'Reliable metal bumps on top of I/O pads after removal of test probe marks' [patent_app_type] => utility [patent_app_number] => 12/182148 [patent_app_country] => US [patent_app_date] => 2008-07-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 7706 [patent_no_of_claims] => 83 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0290/20080290520.pdf [firstpage_image] =>[orig_patent_app_number] => 12182148 [rel_patent_id] =>[rel_patent_doc_number] =>)