
Thao P. Le
Examiner (ID: 9374)
| Most Active Art Unit | 2818 |
| Art Unit(s) | 2818 |
| Total Applications | 2401 |
| Issued Applications | 2209 |
| Pending Applications | 77 |
| Abandoned Applications | 143 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 18097623
[patent_doc_number] => 20220415964
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-12-29
[patent_title] => MICRO-LED DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/728212
[patent_app_country] => US
[patent_app_date] => 2022-04-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4386
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 173
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17728212
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/728212 | Micro-LED display device | Apr 24, 2022 | Issued |
Array
(
[id] => 19654535
[patent_doc_number] => 12176336
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-12-24
[patent_title] => Method of picking up die and method of manufacturing semiconductor package using the same
[patent_app_type] => utility
[patent_app_number] => 17/728462
[patent_app_country] => US
[patent_app_date] => 2022-04-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 27
[patent_no_of_words] => 14633
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 183
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17728462
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/728462 | Method of picking up die and method of manufacturing semiconductor package using the same | Apr 24, 2022 | Issued |
Array
(
[id] => 18639460
[patent_doc_number] => 11764080
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-09-19
[patent_title] => Low cost package warpage solution
[patent_app_type] => utility
[patent_app_number] => 17/715923
[patent_app_country] => US
[patent_app_date] => 2022-04-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 19
[patent_no_of_words] => 9060
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17715923
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/715923 | Low cost package warpage solution | Apr 6, 2022 | Issued |
Array
(
[id] => 18623797
[patent_doc_number] => 11756853
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-09-12
[patent_title] => Semiconductor package
[patent_app_type] => utility
[patent_app_number] => 17/715260
[patent_app_country] => US
[patent_app_date] => 2022-04-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 7928
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 265
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17715260
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/715260 | Semiconductor package | Apr 6, 2022 | Issued |
Array
(
[id] => 19679497
[patent_doc_number] => 12191370
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-01-07
[patent_title] => Semiconductor device with tunable channel layer usage and methods of fabrication thereof
[patent_app_type] => utility
[patent_app_number] => 17/714528
[patent_app_country] => US
[patent_app_date] => 2022-04-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 45
[patent_figures_cnt] => 85
[patent_no_of_words] => 11714
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17714528
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/714528 | Semiconductor device with tunable channel layer usage and methods of fabrication thereof | Apr 5, 2022 | Issued |
Array
(
[id] => 19670945
[patent_doc_number] => 12183716
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-12-31
[patent_title] => Monolithic conductive columns in a semiconductor device and associated methods
[patent_app_type] => utility
[patent_app_number] => 17/711583
[patent_app_country] => US
[patent_app_date] => 2022-04-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 23
[patent_no_of_words] => 8714
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17711583
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/711583 | Monolithic conductive columns in a semiconductor device and associated methods | Mar 31, 2022 | Issued |
Array
(
[id] => 18680023
[patent_doc_number] => 20230317681
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-10-05
[patent_title] => THREE-DIMENSIONAL STACK COOLING WINGS
[patent_app_type] => utility
[patent_app_number] => 17/709481
[patent_app_country] => US
[patent_app_date] => 2022-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6177
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -22
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17709481
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/709481 | THREE-DIMENSIONAL STACK COOLING WINGS | Mar 30, 2022 | Pending |
Array
(
[id] => 19612129
[patent_doc_number] => 12161024
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-12-03
[patent_title] => Display apparatus
[patent_app_type] => utility
[patent_app_number] => 17/706507
[patent_app_country] => US
[patent_app_date] => 2022-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 15149
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17706507
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/706507 | Display apparatus | Mar 27, 2022 | Issued |
Array
(
[id] => 17738038
[patent_doc_number] => 20220223500
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-07-14
[patent_title] => MEMORY DEVICE AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/706129
[patent_app_country] => US
[patent_app_date] => 2022-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6756
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -5
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17706129
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/706129 | Memory device and method of manufacturing the same | Mar 27, 2022 | Issued |
Array
(
[id] => 17723346
[patent_doc_number] => 20220216068
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-07-07
[patent_title] => METHOD FOR FABRICATING SEMICONDUCTOR PACKAGE
[patent_app_type] => utility
[patent_app_number] => 17/656695
[patent_app_country] => US
[patent_app_date] => 2022-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9022
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17656695
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/656695 | Method for fabricating semiconductor package | Mar 27, 2022 | Issued |
Array
(
[id] => 19783333
[patent_doc_number] => 12232388
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-02-18
[patent_title] => Electronic device
[patent_app_type] => utility
[patent_app_number] => 17/705408
[patent_app_country] => US
[patent_app_date] => 2022-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 15
[patent_no_of_words] => 11195
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 60
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17705408
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/705408 | Electronic device | Mar 27, 2022 | Issued |
Array
(
[id] => 19539471
[patent_doc_number] => 12132028
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-10-29
[patent_title] => Semiconductor package with capacitance die
[patent_app_type] => utility
[patent_app_number] => 17/698976
[patent_app_country] => US
[patent_app_date] => 2022-03-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 7648
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 64
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17698976
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/698976 | Semiconductor package with capacitance die | Mar 17, 2022 | Issued |
Array
(
[id] => 19567818
[patent_doc_number] => 12142599
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-11-12
[patent_title] => Stacked transistor structure with reflection layer
[patent_app_type] => utility
[patent_app_number] => 17/655274
[patent_app_country] => US
[patent_app_date] => 2022-03-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 7152
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 59
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17655274
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/655274 | Stacked transistor structure with reflection layer | Mar 16, 2022 | Issued |
Array
(
[id] => 18225880
[patent_doc_number] => 20230064874
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-02
[patent_title] => MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/654926
[patent_app_country] => US
[patent_app_date] => 2022-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 21733
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 265
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17654926
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/654926 | Memory device | Mar 14, 2022 | Issued |
Array
(
[id] => 19376636
[patent_doc_number] => 12068216
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2024-08-20
[patent_title] => Multichannel transistor with improved gate conformation
[patent_app_type] => utility
[patent_app_number] => 17/691970
[patent_app_country] => US
[patent_app_date] => 2022-03-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 10
[patent_no_of_words] => 3629
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 53
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17691970
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/691970 | Multichannel transistor with improved gate conformation | Mar 9, 2022 | Issued |
Array
(
[id] => 18514824
[patent_doc_number] => 20230231087
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-07-20
[patent_title] => PACKAGE STRUCTURE AND MANUFACTURING METHOD OF THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/653659
[patent_app_country] => US
[patent_app_date] => 2022-03-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3116
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17653659
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/653659 | Package structure and manufacturing method of the same | Mar 6, 2022 | Issued |
Array
(
[id] => 18507580
[patent_doc_number] => 11705407
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-07-18
[patent_title] => Package structure and fabricating method thereof
[patent_app_type] => utility
[patent_app_number] => 17/685378
[patent_app_country] => US
[patent_app_date] => 2022-03-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 15
[patent_no_of_words] => 7252
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17685378
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/685378 | Package structure and fabricating method thereof | Mar 2, 2022 | Issued |
Array
(
[id] => 18639577
[patent_doc_number] => 11764200
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-09-19
[patent_title] => High density architecture design for 3D logic and 3D memory circuits
[patent_app_type] => utility
[patent_app_number] => 17/652864
[patent_app_country] => US
[patent_app_date] => 2022-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 38
[patent_figures_cnt] => 62
[patent_no_of_words] => 3682
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 60
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17652864
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/652864 | High density architecture design for 3D logic and 3D memory circuits | Feb 27, 2022 | Issued |
Array
(
[id] => 18600276
[patent_doc_number] => 20230275077
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-08-31
[patent_title] => CHIP-ON-WAFER-ON-SUBSTRATE PACKAGE WITH IMPROVED YIELD
[patent_app_type] => utility
[patent_app_number] => 17/680523
[patent_app_country] => US
[patent_app_date] => 2022-02-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6788
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17680523
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/680523 | Chip-on-wafer-on-substrate package with improved yield | Feb 24, 2022 | Issued |
Array
(
[id] => 18600197
[patent_doc_number] => 20230274998
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-08-31
[patent_title] => ELECTRONIC DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/681695
[patent_app_country] => US
[patent_app_date] => 2022-02-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7103
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 57
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17681695
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/681695 | Electronic device | Feb 24, 2022 | Issued |