Thao X. Le

Array ( [id] => 1382823 [patent_doc_number] => 06551947 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-04-22 [patent_title] => 'Method of forming a high quality gate oxide at low temperatures' [patent_app_type] => B1 [patent_app_number] => 10/164919 [patent_app_country] => US [patent_app_date] => 2002-06-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 2809 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 103 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/551/06551947.pdf [firstpage_image] =>[orig_patent_app_number] => 10164919 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6701740 [patent_doc_number] => 20030224620 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-12-04 [patent_title] => 'Method and apparatus for smoothing surfaces on an atomic scale' [patent_app_type] => new [patent_app_number] => 10/159134 [patent_app_country] => US [patent_app_date] => 2002-05-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 5510 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 40 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0224/20030224620.pdf [firstpage_image] =>[orig_patent_app_number] => 10159134 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6260650 [patent_doc_number] => 20020187624 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-12-12 [patent_title] => 'Method for forming metal line of semiconductor device' [patent_app_type] => new [patent_app_number] => 10/157853 [patent_app_country] => US [patent_app_date] => 2002-05-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 1875 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 96 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0187/20020187624.pdf [firstpage_image] =>[orig_patent_app_number] => 10157853 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1264416 [patent_doc_number] => 06660592 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-12-09 [patent_title] => 'Fabricating a DMOS transistor' [patent_app_type] => B2 [patent_app_number] => 10/160299 [patent_app_country] => US [patent_app_date] => 2002-05-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 13 [patent_no_of_words] => 2028 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 181 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/660/06660592.pdf [firstpage_image] =>[orig_patent_app_number] => 10160299 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6254397 [patent_doc_number] => 20020185671 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-12-12 [patent_title] => 'Semiconductor device having a metal insulator metal capacitor' [patent_app_type] => new [patent_app_number] => 10/152843 [patent_app_country] => US [patent_app_date] => 2002-05-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3878 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 193 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0185/20020185671.pdf [firstpage_image] =>[orig_patent_app_number] => 10152843 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7363320 [patent_doc_number] => 20040217454 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-11-04 [patent_title] => 'Optical semiconductor package with incorporated lens and shielding' [patent_app_type] => new [patent_app_number] => 10/478178 [patent_app_country] => US [patent_app_date] => 2004-06-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2339 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 3 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0217/20040217454.pdf [firstpage_image] =>[orig_patent_app_number] => 10478178 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1050072 [patent_doc_number] => 06861349 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-03-01 [patent_title] => 'Method of forming an adhesion layer with an element reactive with a barrier layer' [patent_app_type] => utility [patent_app_number] => 10/145944 [patent_app_country] => US [patent_app_date] => 2002-05-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 2830 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 110 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/861/06861349.pdf [firstpage_image] =>[orig_patent_app_number] => 10145944 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1179837 [patent_doc_number] => 06740544 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-05-25 [patent_title] => 'Solder compositions for attaching a die to a substrate' [patent_app_type] => B2 [patent_app_number] => 10/145503 [patent_app_country] => US [patent_app_date] => 2002-05-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 10 [patent_no_of_words] => 7903 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 189 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/740/06740544.pdf [firstpage_image] =>[orig_patent_app_number] => 10145503 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6254291 [patent_doc_number] => 20020185641 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-12-12 [patent_title] => 'Compound semiconductor device' [patent_app_type] => new [patent_app_number] => 10/143768 [patent_app_country] => US [patent_app_date] => 2002-05-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3116 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 37 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0185/20020185641.pdf [firstpage_image] =>[orig_patent_app_number] => 10143768 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1183148 [patent_doc_number] => 06737725 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-05-18 [patent_title] => 'Multilevel interconnect structure containing air gaps and method for making' [patent_app_type] => B2 [patent_app_number] => 10/144574 [patent_app_country] => US [patent_app_date] => 2002-05-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 31 [patent_no_of_words] => 5482 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 107 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/737/06737725.pdf [firstpage_image] =>[orig_patent_app_number] => 10144574 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6636466 [patent_doc_number] => 20030211724 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-11-13 [patent_title] => 'Providing electrical conductivity between an active region and a conductive layer in a semiconductor device using carbon nanotubes' [patent_app_type] => new [patent_app_number] => 10/143223 [patent_app_country] => US [patent_app_date] => 2002-05-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3976 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 105 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0211/20030211724.pdf [firstpage_image] =>[orig_patent_app_number] => 10143223 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6111231 [patent_doc_number] => 20020173066 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-11-21 [patent_title] => 'Semiconductor device including gate insulation films having different thicknesses' [patent_app_type] => new [patent_app_number] => 10/140929 [patent_app_country] => US [patent_app_date] => 2002-05-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 5330 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 107 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0173/20020173066.pdf [firstpage_image] =>[orig_patent_app_number] => 10140929 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1034415 [patent_doc_number] => 06875624 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-04-05 [patent_title] => 'Combined E-beam and optical exposure semiconductor lithography' [patent_app_type] => utility [patent_app_number] => 10/141614 [patent_app_country] => US [patent_app_date] => 2002-05-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 13 [patent_no_of_words] => 3573 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 110 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/875/06875624.pdf [firstpage_image] =>[orig_patent_app_number] => 10141614 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1212864 [patent_doc_number] => 06709983 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-03-23 [patent_title] => 'Semiconductor processing methods utilizing low concentrations of reactive etching components' [patent_app_type] => B2 [patent_app_number] => 10/140579 [patent_app_country] => US [patent_app_date] => 2002-05-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 2638 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 209 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/709/06709983.pdf [firstpage_image] =>[orig_patent_app_number] => 10140579 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1354983 [patent_doc_number] => 06576557 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-06-10 [patent_title] => 'Semiconductor processing methods' [patent_app_type] => B1 [patent_app_number] => 10/140580 [patent_app_country] => US [patent_app_date] => 2002-05-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 2640 [patent_no_of_claims] => 39 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 180 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/576/06576557.pdf [firstpage_image] =>[orig_patent_app_number] => 10140580 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1175113 [patent_doc_number] => 06746914 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-06-08 [patent_title] => 'Metal sandwich structure for MIM capacitor onto dual damascene' [patent_app_type] => B2 [patent_app_number] => 10/140644 [patent_app_country] => US [patent_app_date] => 2002-05-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 2725 [patent_no_of_claims] => 53 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 247 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/746/06746914.pdf [firstpage_image] =>[orig_patent_app_number] => 10140644 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6787799 [patent_doc_number] => 20030139038 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-07-24 [patent_title] => 'Method for manufacturing semiconductor element' [patent_app_type] => new [patent_app_number] => 10/138104 [patent_app_country] => US [patent_app_date] => 2002-05-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2615 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 119 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0139/20030139038.pdf [firstpage_image] =>[orig_patent_app_number] => 10138104 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1111030 [patent_doc_number] => 06806182 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-10-19 [patent_title] => 'Method for eliminating via resistance shift in organic ILD' [patent_app_type] => B2 [patent_app_number] => 10/137274 [patent_app_country] => US [patent_app_date] => 2002-05-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 3110 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 81 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/806/06806182.pdf [firstpage_image] =>[orig_patent_app_number] => 10137274 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 472509 [patent_doc_number] => 07229910 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-06-12 [patent_title] => 'Method of producing a semiconductor device having a multi-layered insulation film' [patent_app_type] => utility [patent_app_number] => 10/135393 [patent_app_country] => US [patent_app_date] => 2002-05-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 11 [patent_no_of_words] => 6007 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 157 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/229/07229910.pdf [firstpage_image] =>[orig_patent_app_number] => 10135393 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6651405 [patent_doc_number] => 20030008499 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-01-09 [patent_title] => 'Method of manufacturing semiconductor device and semiconductor device' [patent_app_type] => new [patent_app_number] => 10/135514 [patent_app_country] => US [patent_app_date] => 2002-05-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2103 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 70 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0008/20030008499.pdf [firstpage_image] =>[orig_patent_app_number] => 10135514 [rel_patent_id] =>[rel_patent_doc_number] =>)