Search

Thao X. Le

Supervisory Patent Examiner (ID: 2525, Phone: (571)272-1708 , Office: P/2892 )

Most Active Art Unit
2814
Art Unit(s)
2892, 2814
Total Applications
343
Issued Applications
215
Pending Applications
14
Abandoned Applications
114

Applications

Application numberTitle of the applicationFiling DateStatus
Array ( [id] => 6630082 [patent_doc_number] => 20020086475 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-07-04 [patent_title] => 'Zero overlap contact/via with metal plug' [patent_app_type] => new [patent_app_number] => 10/006639 [patent_app_country] => US [patent_app_date] => 2001-11-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2342 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 69 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0086/20020086475.pdf [firstpage_image] =>[orig_patent_app_number] => 10006639 [rel_patent_id] =>[rel_patent_doc_number] =>)
10/006639
Zero overlap contact/via with metal plug Nov 7, 2001 Abandoned
Array ( [id] => 1101608 [patent_doc_number] => 06815272 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-11-09 [patent_title] => 'Bottom gate-type thin-film transistor and method for manufacturing the same' [patent_app_type] => B2 [patent_app_number] => 10/008389 [patent_app_country] => US [patent_app_date] => 2001-11-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 14 [patent_no_of_words] => 3807 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 134 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/815/06815272.pdf [firstpage_image] =>[orig_patent_app_number] => 10008389 [rel_patent_id] =>[rel_patent_doc_number] =>)
10/008389
Bottom gate-type thin-film transistor and method for manufacturing the same Nov 5, 2001 Issued
Array ( [id] => 1517386 [patent_doc_number] => 06500764 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-12-31 [patent_title] => 'Method for thinning a semiconductor substrate' [patent_app_type] => B1 [patent_app_number] => 10/021547 [patent_app_country] => US [patent_app_date] => 2001-10-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2062 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 80 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/500/06500764.pdf [firstpage_image] =>[orig_patent_app_number] => 10021547 [rel_patent_id] =>[rel_patent_doc_number] =>)
10/021547
Method for thinning a semiconductor substrate Oct 28, 2001 Issued
Array ( [id] => 6075962 [patent_doc_number] => 20020079514 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-06-27 [patent_title] => 'Metal-oxide-semiconductor transistor structure and method of manufacturing same' [patent_app_type] => new [patent_app_number] => 10/061140 [patent_app_country] => US [patent_app_date] => 2001-10-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2809 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 108 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0079/20020079514.pdf [firstpage_image] =>[orig_patent_app_number] => 10061140 [rel_patent_id] =>[rel_patent_doc_number] =>)
10/061140
Metal-oxide-semiconductor transistor structure and method of manufacturing same Oct 24, 2001 Abandoned
Array ( [id] => 1411907 [patent_doc_number] => 06524902 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-02-25 [patent_title] => 'Method of manufacturing CMOS semiconductor device' [patent_app_type] => B2 [patent_app_number] => 10/001619 [patent_app_country] => US [patent_app_date] => 2001-10-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 14 [patent_no_of_words] => 5997 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 171 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/524/06524902.pdf [firstpage_image] =>[orig_patent_app_number] => 10001619 [rel_patent_id] =>[rel_patent_doc_number] =>)
10/001619
Method of manufacturing CMOS semiconductor device Oct 22, 2001 Issued
Array ( [id] => 1366795 [patent_doc_number] => 06566185 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-05-20 [patent_title] => 'Method of manufacturing a plural unit high frequency transistor' [patent_app_type] => B2 [patent_app_number] => 09/973717 [patent_app_country] => US [patent_app_date] => 2001-10-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 24 [patent_no_of_words] => 8392 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 139 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/566/06566185.pdf [firstpage_image] =>[orig_patent_app_number] => 09973717 [rel_patent_id] =>[rel_patent_doc_number] =>)
09/973717
Method of manufacturing a plural unit high frequency transistor Oct 10, 2001 Issued
Array ( [id] => 6817896 [patent_doc_number] => 20030068854 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-04-10 [patent_title] => 'Method for fabricating a power semiconductor device having a voltage sustaining layer with a terraced trench facilitating formation of floating Islands' [patent_app_type] => new [patent_app_number] => 09/970758 [patent_app_country] => US [patent_app_date] => 2001-10-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 3489 [patent_no_of_claims] => 41 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 14 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0068/20030068854.pdf [firstpage_image] =>[orig_patent_app_number] => 09970758 [rel_patent_id] =>[rel_patent_doc_number] =>)
09/970758
Method for fabricating a power semiconductor device having a voltage sustaining layer with a terraced trench facilitating formation of floating islands Oct 3, 2001 Issued
Array ( [id] => 6783103 [patent_doc_number] => 20030064550 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-04-03 [patent_title] => 'Method of ion implantation for achieving desired dopant concentration' [patent_app_type] => new [patent_app_number] => 09/968388 [patent_app_country] => US [patent_app_date] => 2001-09-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 4853 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 112 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0064/20030064550.pdf [firstpage_image] =>[orig_patent_app_number] => 09968388 [rel_patent_id] =>[rel_patent_doc_number] =>)
09/968388
Method of ion implantation for achieving desired dopant concentration Sep 27, 2001 Abandoned
Array ( [id] => 1411919 [patent_doc_number] => 06524903 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-02-25 [patent_title] => 'Method of manufacturing a semiconductor device having two peaks in an impurity concentration distribution' [patent_app_type] => B2 [patent_app_number] => 09/965479 [patent_app_country] => US [patent_app_date] => 2001-09-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 16 [patent_no_of_words] => 6053 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 11 [patent_words_short_claim] => 29 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/524/06524903.pdf [firstpage_image] =>[orig_patent_app_number] => 09965479 [rel_patent_id] =>[rel_patent_doc_number] =>)
09/965479
Method of manufacturing a semiconductor device having two peaks in an impurity concentration distribution Sep 27, 2001 Issued
Array ( [id] => 6781148 [patent_doc_number] => 20030062595 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-04-03 [patent_title] => 'ONE TIME PROGRAMMABLE FUSE/ANTI-FUSE COMBINATION BASED MEMORY CELL' [patent_app_type] => new [patent_app_number] => 09/964768 [patent_app_country] => US [patent_app_date] => 2001-09-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 18 [patent_no_of_words] => 6827 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 73 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0062/20030062595.pdf [firstpage_image] =>[orig_patent_app_number] => 09964768 [rel_patent_id] =>[rel_patent_doc_number] =>)
09/964768
One time programmable fuse/anti-fuse combination based memory cell Sep 27, 2001 Issued
Array ( [id] => 935635 [patent_doc_number] => 06974985 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-12-13 [patent_title] => 'Capacitor and method for fabricating the same, and semiconductor device and method for fabricating the same' [patent_app_type] => utility [patent_app_number] => 09/960398 [patent_app_country] => US [patent_app_date] => 2001-09-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 40 [patent_no_of_words] => 11121 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 112 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/974/06974985.pdf [firstpage_image] =>[orig_patent_app_number] => 09960398 [rel_patent_id] =>[rel_patent_doc_number] =>)
09/960398
Capacitor and method for fabricating the same, and semiconductor device and method for fabricating the same Sep 23, 2001 Issued
Array ( [id] => 6692763 [patent_doc_number] => 20030040195 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-02-27 [patent_title] => 'Method for fabricating low dielectric constant material film' [patent_app_type] => new [patent_app_number] => 09/947888 [patent_app_country] => US [patent_app_date] => 2001-09-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 1310 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 67 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0040/20030040195.pdf [firstpage_image] =>[orig_patent_app_number] => 09947888 [rel_patent_id] =>[rel_patent_doc_number] =>)
09/947888
Method for fabricating low dielectric constant material film Sep 5, 2001 Abandoned
Array ( [id] => 1590730 [patent_doc_number] => 06483137 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2002-11-19 [patent_title] => 'Capacitor utilizing c-axis oriented lead germanate film' [patent_app_type] => B2 [patent_app_number] => 09/942205 [patent_app_country] => US [patent_app_date] => 2001-08-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 11 [patent_no_of_words] => 5487 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 71 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/483/06483137.pdf [firstpage_image] =>[orig_patent_app_number] => 09942205 [rel_patent_id] =>[rel_patent_doc_number] =>)
09/942205
Capacitor utilizing c-axis oriented lead germanate film Aug 28, 2001 Issued
Array ( [id] => 1327432 [patent_doc_number] => 06599846 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-07-29 [patent_title] => 'Method of forming a silica-containing coating film with a low dielectric constant and semiconductor substrate coated with such a film' [patent_app_type] => B2 [patent_app_number] => 09/914418 [patent_app_country] => US [patent_app_date] => 2001-08-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 7087 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 85 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/599/06599846.pdf [firstpage_image] =>[orig_patent_app_number] => 09914418 [rel_patent_id] =>[rel_patent_doc_number] =>)
09/914418
Method of forming a silica-containing coating film with a low dielectric constant and semiconductor substrate coated with such a film Aug 27, 2001 Issued
Array ( [id] => 6631269 [patent_doc_number] => 20020086541 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-07-04 [patent_title] => 'Method of forming silicon nitride on a substrate' [patent_app_type] => new [patent_app_number] => 09/935138 [patent_app_country] => US [patent_app_date] => 2001-08-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2437 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 89 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0086/20020086541.pdf [firstpage_image] =>[orig_patent_app_number] => 09935138 [rel_patent_id] =>[rel_patent_doc_number] =>)
09/935138
Method of forming silicon nitride on a substrate Aug 20, 2001 Issued
Array ( [id] => 6998443 [patent_doc_number] => 20010052621 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-12-20 [patent_title] => 'PD-SOI substrate with suppressed floating body effect and method for its fabrication' [patent_app_type] => new [patent_app_number] => 09/930451 [patent_app_country] => US [patent_app_date] => 2001-08-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4101 [patent_no_of_claims] => 93 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 54 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0052/20010052621.pdf [firstpage_image] =>[orig_patent_app_number] => 09930451 [rel_patent_id] =>[rel_patent_doc_number] =>)
09/930451
PD-SOI substrate with suppressed floating body effect and method for its fabrication Aug 15, 2001 Abandoned
Array ( [id] => 6316766 [patent_doc_number] => 20020195605 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-12-26 [patent_title] => 'Thin film resistor and manufacturing method thereof' [patent_app_type] => new [patent_app_number] => 09/927399 [patent_app_country] => US [patent_app_date] => 2001-08-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 1012 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 48 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0195/20020195605.pdf [firstpage_image] =>[orig_patent_app_number] => 09927399 [rel_patent_id] =>[rel_patent_doc_number] =>)
09/927399
Thin film resistor and manufacturing method thereof Aug 12, 2001 Abandoned
Array ( [id] => 5885774 [patent_doc_number] => 20020011612 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-01-31 [patent_title] => 'Semiconductor device and method for manufacturing the same' [patent_app_type] => new [patent_app_number] => 09/916509 [patent_app_country] => US [patent_app_date] => 2001-07-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 48 [patent_figures_cnt] => 48 [patent_no_of_words] => 33572 [patent_no_of_claims] => 43 [patent_no_of_ind_claims] => 19 [patent_words_short_claim] => 92 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0011/20020011612.pdf [firstpage_image] =>[orig_patent_app_number] => 09916509 [rel_patent_id] =>[rel_patent_doc_number] =>)
09/916509
Semiconductor device and method for manufacturing the same Jul 29, 2001 Abandoned
Array ( [id] => 7627905 [patent_doc_number] => 06806532 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-10-19 [patent_title] => 'Nonvolatile semiconductor device' [patent_app_type] => B2 [patent_app_number] => 09/908848 [patent_app_country] => US [patent_app_date] => 2001-07-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 15 [patent_no_of_words] => 6658 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 5 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/806/06806532.pdf [firstpage_image] =>[orig_patent_app_number] => 09908848 [rel_patent_id] =>[rel_patent_doc_number] =>)
09/908848
Nonvolatile semiconductor device Jul 19, 2001 Issued
Array ( [id] => 6209274 [patent_doc_number] => 20020072184 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-06-13 [patent_title] => 'Semiconductor device and method for manufacturing the same' [patent_app_type] => new [patent_app_number] => 09/910447 [patent_app_country] => US [patent_app_date] => 2001-07-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 5884 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 108 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0072/20020072184.pdf [firstpage_image] =>[orig_patent_app_number] => 09910447 [rel_patent_id] =>[rel_patent_doc_number] =>)
09/910447
Semiconductor device and method for manufacturing the same Jul 18, 2001 Abandoned
Menu