
Theresa T. Doan
Examiner (ID: 9173)
| Most Active Art Unit | 2814 |
| Art Unit(s) | 2814 |
| Total Applications | 1974 |
| Issued Applications | 1714 |
| Pending Applications | 87 |
| Abandoned Applications | 202 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 9869750
[patent_doc_number] => 08957525
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-02-17
[patent_title] => '3D semiconductor interposer for heterogeneous integration of standard memory and split-architecture processor'
[patent_app_type] => utility
[patent_app_number] => 13/707219
[patent_app_country] => US
[patent_app_date] => 2012-12-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 4253
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 290
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13707219
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/707219 | 3D semiconductor interposer for heterogeneous integration of standard memory and split-architecture processor | Dec 5, 2012 | Issued |
Array
(
[id] => 8764951
[patent_doc_number] => 20130092988
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-04-18
[patent_title] => 'SELF-ALIGNED SILICIDE FORMATION ON SOURCE/DRAIN THROUGH CONTACT VIA'
[patent_app_type] => utility
[patent_app_number] => 13/706530
[patent_app_country] => US
[patent_app_date] => 2012-12-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3523
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13706530
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/706530 | Self-aligned silicide formation on source/drain through contact via | Dec 5, 2012 | Issued |
Array
(
[id] => 9323483
[patent_doc_number] => 08658503
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-02-25
[patent_title] => 'Semiconductor device and method of fabricating the same'
[patent_app_type] => utility
[patent_app_number] => 13/705610
[patent_app_country] => US
[patent_app_date] => 2012-12-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 9
[patent_no_of_words] => 3195
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 337
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13705610
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/705610 | Semiconductor device and method of fabricating the same | Dec 4, 2012 | Issued |
Array
(
[id] => 8850955
[patent_doc_number] => 20130140630
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-06-06
[patent_title] => 'TRENCH SCHOTTKY DIODE AND MANUFACTURING METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 13/691989
[patent_app_country] => US
[patent_app_date] => 2012-12-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 3542
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13691989
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/691989 | Trench schottky diode and manufacturing method thereof | Dec 2, 2012 | Issued |
Array
(
[id] => 9844129
[patent_doc_number] => 08946044
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-02-03
[patent_title] => 'Semiconductor device and method of manufacturing semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 13/689325
[patent_app_country] => US
[patent_app_date] => 2012-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 4752
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13689325
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/689325 | Semiconductor device and method of manufacturing semiconductor device | Nov 28, 2012 | Issued |
Array
(
[id] => 8742660
[patent_doc_number] => 20130082378
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-04-04
[patent_title] => 'RESIN SEALING METHOD OF SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/688919
[patent_app_country] => US
[patent_app_date] => 2012-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 6725
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13688919
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/688919 | Resin sealing method of semiconductor device | Nov 28, 2012 | Issued |
Array
(
[id] => 9818298
[patent_doc_number] => 08928087
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-01-06
[patent_title] => 'Semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 13/687349
[patent_app_country] => US
[patent_app_date] => 2012-11-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 6237
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 179
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13687349
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/687349 | Semiconductor device | Nov 27, 2012 | Issued |
Array
(
[id] => 9703753
[patent_doc_number] => 08828814
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-09-09
[patent_title] => 'Integrated semiconductor device and fabrication method'
[patent_app_type] => utility
[patent_app_number] => 13/685729
[patent_app_country] => US
[patent_app_date] => 2012-11-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 8215
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 26
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13685729
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/685729 | Integrated semiconductor device and fabrication method | Nov 26, 2012 | Issued |
Array
(
[id] => 10864536
[patent_doc_number] => 08890243
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-11-18
[patent_title] => 'Semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 13/686900
[patent_app_country] => US
[patent_app_date] => 2012-11-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 40
[patent_no_of_words] => 10744
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 272
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13686900
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/686900 | Semiconductor device | Nov 26, 2012 | Issued |
Array
(
[id] => 8730332
[patent_doc_number] => 20130075901
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-03-28
[patent_title] => 'SEMICONDUCTOR DEVICE AND A METHOD OF MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 13/682672
[patent_app_country] => US
[patent_app_date] => 2012-11-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 8088
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13682672
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/682672 | Semiconductor device and a method of manufacturing the same | Nov 19, 2012 | Issued |
Array
(
[id] => 9474418
[patent_doc_number] => 20140131881
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-05-15
[patent_title] => 'INTEGRATED CIRCUITS AND METHODS OF FORMING INTEGRATED CIRCUITS WITH INTERLAYER DIELECTRIC PROTECTION'
[patent_app_type] => utility
[patent_app_number] => 13/673549
[patent_app_country] => US
[patent_app_date] => 2012-11-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 6052
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13673549
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/673549 | Integrated circuits and methods of forming integrated circuits with interlayer dielectric protection | Nov 8, 2012 | Issued |
Array
(
[id] => 9460449
[patent_doc_number] => 20140124874
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-05-08
[patent_title] => 'Metal-Gate MOS Transistor and Method of Forming the Transistor with Reduced Gate-to-Source and Gate-to-Drain Overlap Capacitance'
[patent_app_type] => utility
[patent_app_number] => 13/671730
[patent_app_country] => US
[patent_app_date] => 2012-11-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 3758
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13671730
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/671730 | Metal-gate MOS transistor and method of forming the transistor with reduced gate-to-source and gate-to-drain overlap capacitance | Nov 7, 2012 | Issued |
Array
(
[id] => 8850908
[patent_doc_number] => 20130140583
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-06-06
[patent_title] => 'SILICON CARBIDE SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 13/667850
[patent_app_country] => US
[patent_app_date] => 2012-11-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 4959
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13667850
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/667850 | SILICON CARBIDE SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME | Nov 1, 2012 | Abandoned |
Array
(
[id] => 8818330
[patent_doc_number] => 20130119375
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-05-16
[patent_title] => 'SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/666150
[patent_app_country] => US
[patent_app_date] => 2012-11-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 22102
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13666150
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/666150 | Semiconductor device and method for manufacturing semiconductor device | Oct 31, 2012 | Issued |
Array
(
[id] => 9818301
[patent_doc_number] => 08928090
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-01-06
[patent_title] => 'Self-aligned contact structure for replacement metal gate'
[patent_app_type] => utility
[patent_app_number] => 13/664869
[patent_app_country] => US
[patent_app_date] => 2012-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 9673
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 211
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13664869
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/664869 | Self-aligned contact structure for replacement metal gate | Oct 30, 2012 | Issued |
Array
(
[id] => 8811607
[patent_doc_number] => 20130112652
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-05-09
[patent_title] => 'METHOD FOR MANUFACTURING SUBSTRATE FOR SEMICONDUCTOR ELEMENT'
[patent_app_type] => utility
[patent_app_number] => 13/665350
[patent_app_country] => US
[patent_app_date] => 2012-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5259
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13665350
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/665350 | Method for manufacturing substrate for semiconductor element | Oct 30, 2012 | Issued |
Array
(
[id] => 9158688
[patent_doc_number] => 20130306965
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-11-21
[patent_title] => 'THIN FILM TRANSISTOR AND THIN FILM TRANSISTOR ARRAY PANEL INCLUDING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 13/664180
[patent_app_country] => US
[patent_app_date] => 2012-10-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 5950
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13664180
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/664180 | Thin film transistor and thin film transistor array panel including the same | Oct 29, 2012 | Issued |
Array
(
[id] => 8826002
[patent_doc_number] => 20130127047
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-05-23
[patent_title] => 'CONDUCTIVE STRUCTURE AND METHOD FOR FORMING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 13/654710
[patent_app_country] => US
[patent_app_date] => 2012-10-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3027
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13654710
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/654710 | Conductive structure and method for forming the same | Oct 17, 2012 | Issued |
Array
(
[id] => 10358744
[patent_doc_number] => 20150243749
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-08-27
[patent_title] => 'SEMICONDUCTOR DEVICE AND PRODUCTION DEVICE THEREFOR'
[patent_app_type] => utility
[patent_app_number] => 14/430655
[patent_app_country] => US
[patent_app_date] => 2012-10-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 4378
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14430655
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/430655 | Semiconductor device and production device therefor | Oct 14, 2012 | Issued |
Array
(
[id] => 9428217
[patent_doc_number] => 08704297
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2014-04-22
[patent_title] => 'Trench metal oxide semiconductor field effect transistor with multiple trenched source-body contacts for reducing gate charge'
[patent_app_type] => utility
[patent_app_number] => 13/650330
[patent_app_country] => US
[patent_app_date] => 2012-10-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 2397
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13650330
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/650330 | Trench metal oxide semiconductor field effect transistor with multiple trenched source-body contacts for reducing gate charge | Oct 11, 2012 | Issued |