
Tho Dac Ta
Examiner (ID: 11275, Phone: (571)272-2014 , Office: P/2831 )
| Most Active Art Unit | 2833 |
| Art Unit(s) | 2833, 2834, 2832, 2831, 3202, 2899, 2839 |
| Total Applications | 4119 |
| Issued Applications | 3643 |
| Pending Applications | 158 |
| Abandoned Applications | 358 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19686336
[patent_doc_number] => 20250004881
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-01-02
[patent_title] => MEMORY SYSTEMS AND OPERATION METHODS THEREOF, AND READABLE STORAGE MEDIA
[patent_app_type] => utility
[patent_app_number] => 18/509019
[patent_app_country] => US
[patent_app_date] => 2023-11-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12857
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18509019
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/509019 | MEMORY SYSTEMS AND OPERATION METHODS THEREOF, AND READABLE STORAGE MEDIA | Nov 13, 2023 | Pending |
Array
(
[id] => 19780002
[patent_doc_number] => 12229035
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-02-18
[patent_title] => Staged release of updates with anomaly monitoring
[patent_app_type] => utility
[patent_app_number] => 18/386843
[patent_app_country] => US
[patent_app_date] => 2023-11-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 9123
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18386843
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/386843 | Staged release of updates with anomaly monitoring | Nov 2, 2023 | Issued |
Array
(
[id] => 19719211
[patent_doc_number] => 12204749
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-01-21
[patent_title] => Memory system for controlling nonvolatile memory
[patent_app_type] => utility
[patent_app_number] => 18/386631
[patent_app_country] => US
[patent_app_date] => 2023-11-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 31
[patent_no_of_words] => 17146
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 289
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18386631
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/386631 | Memory system for controlling nonvolatile memory | Nov 2, 2023 | Issued |
Array
(
[id] => 19143643
[patent_doc_number] => 20240142518
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-02
[patent_title] => Selecting an Output as a System Output Responsive to an Indication of an Error
[patent_app_type] => utility
[patent_app_number] => 18/500337
[patent_app_country] => US
[patent_app_date] => 2023-11-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12375
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18500337
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/500337 | Selecting an Output as a System Output Responsive to an Indication of an Error | Nov 1, 2023 | Pending |
Array
(
[id] => 19143646
[patent_doc_number] => 20240142521
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-02
[patent_title] => SCAN FLIP-FLOP, SCAN CHAIN CIRCUIT INCLUDING THE SAME, AND CONTROL METHOD OF THE SCAN FLIP-FLOP
[patent_app_type] => utility
[patent_app_number] => 18/499314
[patent_app_country] => US
[patent_app_date] => 2023-11-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9975
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 55
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18499314
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/499314 | SCAN FLIP-FLOP, SCAN CHAIN CIRCUIT INCLUDING THE SAME, AND CONTROL METHOD OF THE SCAN FLIP-FLOP | Oct 31, 2023 | Pending |
Array
(
[id] => 19964654
[patent_doc_number] => 12334169
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-06-17
[patent_title] => Scheme to fetch optimal read parameters by skipping invalid wordlines
[patent_app_type] => utility
[patent_app_number] => 18/383820
[patent_app_country] => US
[patent_app_date] => 2023-10-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 4
[patent_no_of_words] => 0
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 153
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18383820
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/383820 | Scheme to fetch optimal read parameters by skipping invalid wordlines | Oct 24, 2023 | Issued |
Array
(
[id] => 19802584
[patent_doc_number] => 20250068509
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-02-27
[patent_title] => DECODING METHOD, MEMORY STORAGE DEVICE AND MEMORY CONTROL CIRCUIT UNIT
[patent_app_type] => utility
[patent_app_number] => 18/490762
[patent_app_country] => US
[patent_app_date] => 2023-10-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11928
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -21
[patent_words_short_claim] => 154
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18490762
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/490762 | DECODING METHOD, MEMORY STORAGE DEVICE AND MEMORY CONTROL CIRCUIT UNIT | Oct 19, 2023 | Pending |
Array
(
[id] => 19147396
[patent_doc_number] => 20240146462
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-02
[patent_title] => RELAY-ASSISTED RETRANSMISSION
[patent_app_type] => utility
[patent_app_number] => 18/486057
[patent_app_country] => US
[patent_app_date] => 2023-10-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5743
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18486057
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/486057 | RELAY-ASSISTED RETRANSMISSION | Oct 11, 2023 | Abandoned |
Array
(
[id] => 20317229
[patent_doc_number] => 12455780
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-10-28
[patent_title] => Data reconciliation architecture for improved fault tolerance
[patent_app_type] => utility
[patent_app_number] => 18/377973
[patent_app_country] => US
[patent_app_date] => 2023-10-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 1119
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 151
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18377973
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/377973 | Data reconciliation architecture for improved fault tolerance | Oct 8, 2023 | Issued |
Array
(
[id] => 19897533
[patent_doc_number] => 12275434
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-04-15
[patent_title] => Autonomous driving evaluation using data analysis
[patent_app_type] => utility
[patent_app_number] => 18/481493
[patent_app_country] => US
[patent_app_date] => 2023-10-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 10
[patent_no_of_words] => 4573
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 147
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18481493
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/481493 | Autonomous driving evaluation using data analysis | Oct 4, 2023 | Issued |
Array
(
[id] => 19084175
[patent_doc_number] => 20240110976
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-04-04
[patent_title] => ELECTRONIC DEVICE AND METHOD FOR PERFORMING CLOCK GATING IN ELECTRONIC DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/376001
[patent_app_country] => US
[patent_app_date] => 2023-10-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4299
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18376001
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/376001 | Electronic device and method for performing clock gating in electronic device | Oct 2, 2023 | Issued |
Array
(
[id] => 19912943
[patent_doc_number] => 12289170
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-04-29
[patent_title] => Network device, communication system and method for the network device
[patent_app_type] => utility
[patent_app_number] => 18/478786
[patent_app_country] => US
[patent_app_date] => 2023-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 10
[patent_no_of_words] => 6850
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 195
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18478786
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/478786 | Network device, communication system and method for the network device | Sep 28, 2023 | Issued |
Array
(
[id] => 19877919
[patent_doc_number] => 20250110176
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-04-03
[patent_title] => FAULT DETECTION CIRCUIT
[patent_app_type] => utility
[patent_app_number] => 18/477128
[patent_app_country] => US
[patent_app_date] => 2023-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10549
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -23
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18477128
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/477128 | Fault detection circuit | Sep 27, 2023 | Issued |
Array
(
[id] => 20188660
[patent_doc_number] => 12399774
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-08-26
[patent_title] => Method for managing the consumption of a memory device when using an error-correction code and corresponding system
[patent_app_type] => utility
[patent_app_number] => 18/240988
[patent_app_country] => US
[patent_app_date] => 2023-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 8
[patent_no_of_words] => 0
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 157
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18240988
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/240988 | Method for managing the consumption of a memory device when using an error-correction code and corresponding system | Aug 30, 2023 | Issued |
Array
(
[id] => 20110588
[patent_doc_number] => 12361312
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-07-15
[patent_title] => Encoder, calculating device, and encoding method
[patent_app_type] => utility
[patent_app_number] => 18/455929
[patent_app_country] => US
[patent_app_date] => 2023-08-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 17
[patent_no_of_words] => 4534
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 255
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18455929
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/455929 | Encoder, calculating device, and encoding method | Aug 24, 2023 | Issued |
Array
(
[id] => 19887388
[patent_doc_number] => 12273124
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-04-08
[patent_title] => Systems and methods for irregular error correction code construction in order of weights
[patent_app_type] => utility
[patent_app_number] => 18/237058
[patent_app_country] => US
[patent_app_date] => 2023-08-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 8274
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 157
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18237058
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/237058 | Systems and methods for irregular error correction code construction in order of weights | Aug 22, 2023 | Issued |
Array
(
[id] => 18787327
[patent_doc_number] => 20230375611
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-23
[patent_title] => SYSTEMS AND METHOD TO TEST SEMICONDUCTOR DEVICES
[patent_app_type] => utility
[patent_app_number] => 18/362216
[patent_app_country] => US
[patent_app_date] => 2023-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7936
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 198
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18362216
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/362216 | Systems and method to test semiconductor devices | Jul 30, 2023 | Issued |
Array
(
[id] => 19750320
[patent_doc_number] => 20250038885
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-01-30
[patent_title] => SEPARATE PREDICTIONS FOR VIDEO COMPRESSION FOR XR
[patent_app_type] => utility
[patent_app_number] => 18/361645
[patent_app_country] => US
[patent_app_date] => 2023-07-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 17266
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -24
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18361645
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/361645 | Separate predictions for video compression for XR | Jul 27, 2023 | Issued |
Array
(
[id] => 19602511
[patent_doc_number] => 20240393391
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-11-28
[patent_title] => SYSTEM AND METHOD FOR DETECTING FAULTS IN INTEGRATED CIRCUITS
[patent_app_type] => utility
[patent_app_number] => 18/360147
[patent_app_country] => US
[patent_app_date] => 2023-07-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11550
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 213
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18360147
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/360147 | SYSTEM AND METHOD FOR DETECTING FAULTS IN INTEGRATED CIRCUITS | Jul 26, 2023 | Pending |
Array
(
[id] => 20130817
[patent_doc_number] => 12373130
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-07-29
[patent_title] => Global variance parameter based on mutual information in a data channel
[patent_app_type] => utility
[patent_app_number] => 18/355122
[patent_app_country] => US
[patent_app_date] => 2023-07-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 12
[patent_no_of_words] => 6813
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18355122
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/355122 | Global variance parameter based on mutual information in a data channel | Jul 18, 2023 | Issued |