
Tho Q. Tran
Examiner (ID: 18901)
| Most Active Art Unit | 3791 |
| Art Unit(s) | 3791, 3735 |
| Total Applications | 617 |
| Issued Applications | 357 |
| Pending Applications | 58 |
| Abandoned Applications | 217 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 13629567
[patent_doc_number] => 20180366336
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-12-20
[patent_title] => CHEMISTRIES FOR TSV/MEMS/POWER DEVICE ETCHING
[patent_app_type] => utility
[patent_app_number] => 16/114371
[patent_app_country] => US
[patent_app_date] => 2018-08-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6984
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16114371
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/114371 | Chemistries for TSV/MEMS/power device etching | Aug 27, 2018 | Issued |
Array
(
[id] => 16157453
[patent_doc_number] => 20200216959
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-09
[patent_title] => HIGH ASPECT RATIO DEPOSITION
[patent_app_type] => utility
[patent_app_number] => 16/648209
[patent_app_country] => US
[patent_app_date] => 2018-08-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6389
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16648209
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/648209 | HIGH ASPECT RATIO DEPOSITION | Aug 19, 2018 | Abandoned |
Array
(
[id] => 15733773
[patent_doc_number] => 10615325
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-04-07
[patent_title] => High density pixelated-led chips and chip array devices
[patent_app_type] => utility
[patent_app_number] => 16/053980
[patent_app_country] => US
[patent_app_date] => 2018-08-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 53
[patent_figures_cnt] => 68
[patent_no_of_words] => 29807
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16053980
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/053980 | High density pixelated-led chips and chip array devices | Aug 2, 2018 | Issued |
Array
(
[id] => 14137787
[patent_doc_number] => 20190103283
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-04-04
[patent_title] => MECHANISM FOR MANUFACTURING SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/053981
[patent_app_country] => US
[patent_app_date] => 2018-08-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9182
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 140
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16053981
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/053981 | Mechanism for manufacturing semiconductor device | Aug 2, 2018 | Issued |
Array
(
[id] => 15733773
[patent_doc_number] => 10615325
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-04-07
[patent_title] => High density pixelated-led chips and chip array devices
[patent_app_type] => utility
[patent_app_number] => 16/053980
[patent_app_country] => US
[patent_app_date] => 2018-08-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 53
[patent_figures_cnt] => 68
[patent_no_of_words] => 29807
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16053980
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/053980 | High density pixelated-led chips and chip array devices | Aug 2, 2018 | Issued |
Array
(
[id] => 15475673
[patent_doc_number] => 10553723
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-02-04
[patent_title] => Method for forming doped extension regions in a structure having superimposed nanowires
[patent_app_type] => utility
[patent_app_number] => 16/054524
[patent_app_country] => US
[patent_app_date] => 2018-08-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 15
[patent_no_of_words] => 4574
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 181
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16054524
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/054524 | Method for forming doped extension regions in a structure having superimposed nanowires | Aug 2, 2018 | Issued |
Array
(
[id] => 15733773
[patent_doc_number] => 10615325
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-04-07
[patent_title] => High density pixelated-led chips and chip array devices
[patent_app_type] => utility
[patent_app_number] => 16/053980
[patent_app_country] => US
[patent_app_date] => 2018-08-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 53
[patent_figures_cnt] => 68
[patent_no_of_words] => 29807
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16053980
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/053980 | High density pixelated-led chips and chip array devices | Aug 2, 2018 | Issued |
Array
(
[id] => 14382101
[patent_doc_number] => 20190164963
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-05-30
[patent_title] => METHOD FOR MANUFACTURING A FINFET DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/053990
[patent_app_country] => US
[patent_app_date] => 2018-08-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6758
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16053990
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/053990 | Method for manufacturing a FinFET device | Aug 2, 2018 | Issued |
Array
(
[id] => 15733773
[patent_doc_number] => 10615325
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-04-07
[patent_title] => High density pixelated-led chips and chip array devices
[patent_app_type] => utility
[patent_app_number] => 16/053980
[patent_app_country] => US
[patent_app_date] => 2018-08-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 53
[patent_figures_cnt] => 68
[patent_no_of_words] => 29807
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16053980
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/053980 | High density pixelated-led chips and chip array devices | Aug 2, 2018 | Issued |
Array
(
[id] => 13936091
[patent_doc_number] => 20190051561
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-02-14
[patent_title] => WORKPIECE DIVIDING METHOD
[patent_app_type] => utility
[patent_app_number] => 16/053137
[patent_app_country] => US
[patent_app_date] => 2018-08-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5439
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -1
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16053137
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/053137 | Workpiece dividing method | Aug 1, 2018 | Issued |
Array
(
[id] => 14985275
[patent_doc_number] => 10446559
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-10-15
[patent_title] => Method of fabricating DRAM
[patent_app_type] => utility
[patent_app_number] => 16/053748
[patent_app_country] => US
[patent_app_date] => 2018-08-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 1937
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16053748
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/053748 | Method of fabricating DRAM | Aug 1, 2018 | Issued |
Array
(
[id] => 14671821
[patent_doc_number] => 10373829
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-08-06
[patent_title] => Patterning method
[patent_app_type] => utility
[patent_app_number] => 16/052625
[patent_app_country] => US
[patent_app_date] => 2018-08-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 22
[patent_no_of_words] => 5329
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16052625
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/052625 | Patterning method | Aug 1, 2018 | Issued |
Array
(
[id] => 13932661
[patent_doc_number] => 20190049846
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-02-14
[patent_title] => FILM FORMATION METHOD, DRY FILM MANUFACTURING METHOD AND LIQUID EJECTION HEAD MANUFACTURING METHOD
[patent_app_type] => utility
[patent_app_number] => 16/051714
[patent_app_country] => US
[patent_app_date] => 2018-08-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5311
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16051714
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/051714 | Film formation method, dry film manufacturing method and liquid ejection head manufacturing method | Jul 31, 2018 | Issued |
Array
(
[id] => 16194102
[patent_doc_number] => 20200234951
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-23
[patent_title] => METHOD FOR DEPOSITING AN INSULATING MATERIAL INTO A VIA
[patent_app_type] => utility
[patent_app_number] => 16/633086
[patent_app_country] => US
[patent_app_date] => 2018-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6522
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 44
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16633086
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/633086 | Method for depositing an insulating material into a via | Jul 30, 2018 | Issued |
Array
(
[id] => 15815133
[patent_doc_number] => 10632727
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-04-28
[patent_title] => Method of transferring micro devices
[patent_app_type] => utility
[patent_app_number] => 16/045748
[patent_app_country] => US
[patent_app_date] => 2018-07-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 21
[patent_no_of_words] => 6813
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 207
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16045748
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/045748 | Method of transferring micro devices | Jul 25, 2018 | Issued |
Array
(
[id] => 15109043
[patent_doc_number] => 10475853
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-11-12
[patent_title] => Replacement materials processes for forming cross point memory
[patent_app_type] => utility
[patent_app_number] => 16/045514
[patent_app_country] => US
[patent_app_date] => 2018-07-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 34
[patent_figures_cnt] => 34
[patent_no_of_words] => 13829
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 47
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16045514
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/045514 | Replacement materials processes for forming cross point memory | Jul 24, 2018 | Issued |
Array
(
[id] => 15376083
[patent_doc_number] => 10529770
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-01-07
[patent_title] => Methods of making semiconductor x-ray detector
[patent_app_type] => utility
[patent_app_number] => 16/038472
[patent_app_country] => US
[patent_app_date] => 2018-07-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 27
[patent_no_of_words] => 6557
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 44
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16038472
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/038472 | Methods of making semiconductor x-ray detector | Jul 17, 2018 | Issued |
Array
(
[id] => 16332603
[patent_doc_number] => 20200303569
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-09-24
[patent_title] => PREPARATION METHOD OF THIN FILM SOLAR BATTERY
[patent_app_type] => utility
[patent_app_number] => 16/089838
[patent_app_country] => US
[patent_app_date] => 2018-07-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6353
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 210
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16089838
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/089838 | PREPARATION METHOD OF THIN FILM SOLAR BATTERY | Jul 11, 2018 | Abandoned |
Array
(
[id] => 15169927
[patent_doc_number] => 10490467
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-11-26
[patent_title] => Methods of forming a stack of multiple deposited semiconductor layers
[patent_app_type] => utility
[patent_app_number] => 16/026598
[patent_app_country] => US
[patent_app_date] => 2018-07-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 19
[patent_no_of_words] => 9757
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16026598
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/026598 | Methods of forming a stack of multiple deposited semiconductor layers | Jul 2, 2018 | Issued |
Array
(
[id] => 14446293
[patent_doc_number] => 20190181020
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-06-13
[patent_title] => METHOD OF FORMING NANOROD STRUCTURE AND METHOD OF FORMING SEMICONDUCTOR DEVICE USING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/018297
[patent_app_country] => US
[patent_app_date] => 2018-06-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10612
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16018297
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/018297 | METHOD OF FORMING NANOROD STRUCTURE AND METHOD OF FORMING SEMICONDUCTOR DEVICE USING THE SAME | Jun 25, 2018 | Abandoned |