Thomas C. Lee

Array ( [id] => 2907709 [patent_doc_number] => 05241639 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-08-31 [patent_title] => 'Method for updating data from a cache address location to main memory and maintaining the cache address in registration memory' [patent_app_type] => 1 [patent_app_number] => 7/300403 [patent_app_country] => US [patent_app_date] => 1989-01-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 3 [patent_no_of_words] => 2615 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 238 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/241/05241639.pdf [firstpage_image] =>[orig_patent_app_number] => 300403 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2715900 [patent_doc_number] => 05014192 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-05-07 [patent_title] => 'System for locating a file in a logical ring by sequentially forwarding access request with file system name and file name' [patent_app_type] => 1 [patent_app_number] => 7/300687 [patent_app_country] => US [patent_app_date] => 1989-01-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 12 [patent_no_of_words] => 9630 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 273 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/014/05014192.pdf [firstpage_image] =>[orig_patent_app_number] => 300687 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2772560 [patent_doc_number] => 05063499 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-11-05 [patent_title] => 'Method for a correlating virtual memory systems by redirecting access for used stock instead of supervisor stock during normal supervisor mode processing' [patent_app_type] => 1 [patent_app_number] => 7/294831 [patent_app_country] => US [patent_app_date] => 1989-01-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 15 [patent_no_of_words] => 10734 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 266 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/063/05063499.pdf [firstpage_image] =>[orig_patent_app_number] => 294831 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3421215 [patent_doc_number] => 05412587 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-05-02 [patent_title] => 'Pseudorandom stochastic data processing' [patent_app_type] => 1 [patent_app_number] => 7/291655 [patent_app_country] => US [patent_app_date] => 1988-12-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 12 [patent_no_of_words] => 3850 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 129 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/412/05412587.pdf [firstpage_image] =>[orig_patent_app_number] => 291655 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2765387 [patent_doc_number] => 05043875 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-08-27 [patent_title] => 'Communication system with information being exchanged among different partitions of a switching function and simultaneously blocking some partitions from receiving external stimuli' [patent_app_type] => 1 [patent_app_number] => 7/290876 [patent_app_country] => US [patent_app_date] => 1988-12-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 10 [patent_no_of_words] => 3149 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 248 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/043/05043875.pdf [firstpage_image] =>[orig_patent_app_number] => 290876 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2646297 [patent_doc_number] => 04914574 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-04-03 [patent_title] => 'Data transmission apparatus having cascaded data processing modules for daisy chain data transfer' [patent_app_type] => 1 [patent_app_number] => 7/286874 [patent_app_country] => US [patent_app_date] => 1988-12-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 28 [patent_no_of_words] => 10122 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 272 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/914/04914574.pdf [firstpage_image] =>[orig_patent_app_number] => 286874 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2654762 [patent_doc_number] => 04980819 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-12-25 [patent_title] => 'Mechanism for automatically updating multiple unit register file memories in successive cycles for a pipelined processing system' [patent_app_type] => 1 [patent_app_number] => 7/286551 [patent_app_country] => US [patent_app_date] => 1988-12-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 7 [patent_no_of_words] => 6129 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 179 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/980/04980819.pdf [firstpage_image] =>[orig_patent_app_number] => 286551 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2594169 [patent_doc_number] => 04963909 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-10-16 [patent_title] => 'Camera system for selectively generating new memory address when a new switching state is different from a previous switching state' [patent_app_type] => 1 [patent_app_number] => 7/284907 [patent_app_country] => US [patent_app_date] => 1988-12-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 3386 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 233 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/963/04963909.pdf [firstpage_image] =>[orig_patent_app_number] => 284907 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2707416 [patent_doc_number] => 04989130 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-01-29 [patent_title] => 'System for determining and storing valid status information received from cross coupled unit' [patent_app_type] => 1 [patent_app_number] => 7/280884 [patent_app_country] => US [patent_app_date] => 1988-12-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 12 [patent_no_of_words] => 8962 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 291 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/989/04989130.pdf [firstpage_image] =>[orig_patent_app_number] => 280884 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2754330 [patent_doc_number] => 05003471 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-03-26 [patent_title] => 'Windowed programmable data transferring apparatus which uses a selective number of address offset registers and synchronizes memory access to buffer' [patent_app_type] => 1 [patent_app_number] => 7/277415 [patent_app_country] => US [patent_app_date] => 1988-11-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 7510 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 307 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/003/05003471.pdf [firstpage_image] =>[orig_patent_app_number] => 277415 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2707473 [patent_doc_number] => 04989133 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-01-29 [patent_title] => 'System for executing, scheduling, and selectively linking time dependent processes based upon scheduling time thereof' [patent_app_type] => 1 [patent_app_number] => 7/274741 [patent_app_country] => US [patent_app_date] => 1988-11-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 27 [patent_figures_cnt] => 40 [patent_no_of_words] => 18604 [patent_no_of_claims] => 51 [patent_no_of_ind_claims] => 16 [patent_words_short_claim] => 212 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/989/04989133.pdf [firstpage_image] =>[orig_patent_app_number] => 274741 [rel_patent_id] =>[rel_patent_doc_number] =>)