| Application number | Title of the application | Filing Date | Status |
|---|
| 07/220536 | PROGRAMMABLE MASTER SLAVE DISK DRIVE INTERFACE | Jul 17, 1988 | Abandoned |
| 07/221000 | COMPRESSED WORK FILES FOR TEXT EDITORS AND THE LIKE | Jul 17, 1988 | Abandoned |
Array
(
[id] => 2715700
[patent_doc_number] => 05068823
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-11-26
[patent_title] => 'Programmable integrated circuit using topological and parametric data to selectively connect and configure different high level functional blocks thereof'
[patent_app_type] => 1
[patent_app_number] => 7/217616
[patent_app_country] => US
[patent_app_date] => 1988-07-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 5005
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 36
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/068/05068823.pdf
[firstpage_image] =>[orig_patent_app_number] => 217616
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/217616 | Programmable integrated circuit using topological and parametric data to selectively connect and configure different high level functional blocks thereof | Jul 10, 1988 | Issued |
Array
(
[id] => 2639358
[patent_doc_number] => 04916660
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-04-10
[patent_title] => 'Nest level judging hardware device for high speed message handling systems'
[patent_app_type] => 1
[patent_app_number] => 7/217198
[patent_app_country] => US
[patent_app_date] => 1988-07-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 18
[patent_no_of_words] => 11451
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 394
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/916/04916660.pdf
[firstpage_image] =>[orig_patent_app_number] => 217198
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/217198 | Nest level judging hardware device for high speed message handling systems | Jul 10, 1988 | Issued |
Array
(
[id] => 2598395
[patent_doc_number] => 04970678
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-11-13
[patent_title] => 'System for providing context-sensitive on-line documentation in a data processor'
[patent_app_type] => 1
[patent_app_number] => 7/213458
[patent_app_country] => US
[patent_app_date] => 1988-06-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 8
[patent_no_of_words] => 3844
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 263
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/970/04970678.pdf
[firstpage_image] =>[orig_patent_app_number] => 213458
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/213458 | System for providing context-sensitive on-line documentation in a data processor | Jun 27, 1988 | Issued |
| 07/212347 | CIRCUIT AND METHOD OF SERIALIZING TRANSACTIONS IN A MULTI-PROCESSOR COMPUTER SYSTEM | Jun 26, 1988 | Abandoned |
Array
(
[id] => 2725659
[patent_doc_number] => 05008808
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-04-16
[patent_title] => 'Consolidation of commands in a buffered input/output device'
[patent_app_type] => 1
[patent_app_number] => 7/210719
[patent_app_country] => US
[patent_app_date] => 1988-06-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4038
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 150
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/008/05008808.pdf
[firstpage_image] =>[orig_patent_app_number] => 210719
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/210719 | Consolidation of commands in a buffered input/output device | Jun 22, 1988 | Issued |
| 07/207953 | MEMORY ACCESS METHOD AND CIRCUIT, IN WHICH ACCESS TIMING IS DIVIDED AT A PREDETERMINED PERIOD, AND PRINTER APPARTUS HAVING SAID CIRCUIT | Jun 16, 1988 | Abandoned |
Array
(
[id] => 2606023
[patent_doc_number] => 04924378
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-05-08
[patent_title] => 'License mangagement system and license storage key'
[patent_app_type] => 1
[patent_app_number] => 7/205986
[patent_app_country] => US
[patent_app_date] => 1988-06-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 7475
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 67
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/924/04924378.pdf
[firstpage_image] =>[orig_patent_app_number] => 205986
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/205986 | License mangagement system and license storage key | Jun 12, 1988 | Issued |
Array
(
[id] => 2639591
[patent_doc_number] => 04958274
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-09-18
[patent_title] => 'System with a N stages timing silo and P stages information silo for soloing information'
[patent_app_type] => 1
[patent_app_number] => 7/201481
[patent_app_country] => US
[patent_app_date] => 1988-06-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 4001
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 152
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/958/04958274.pdf
[firstpage_image] =>[orig_patent_app_number] => 201481
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/201481 | System with a N stages timing silo and P stages information silo for soloing information | May 31, 1988 | Issued |
| 07/205043 | COMPUTER SYSTEM HAVING DELAYED SAVE ON PROCEDURE CALLS | May 30, 1988 | Abandoned |
Array
(
[id] => 2601374
[patent_doc_number] => 04941084
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-07-10
[patent_title] => 'System for locating resources resided in a distributing processing system by sequentially transmitting resource inquiries through a looped transmission line'
[patent_app_type] => 1
[patent_app_number] => 7/201290
[patent_app_country] => US
[patent_app_date] => 1988-05-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 2165
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 264
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/941/04941084.pdf
[firstpage_image] =>[orig_patent_app_number] => 201290
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/201290 | System for locating resources resided in a distributing processing system by sequentially transmitting resource inquiries through a looped transmission line | May 26, 1988 | Issued |
Array
(
[id] => 2487092
[patent_doc_number] => 04882702
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1989-11-21
[patent_title] => 'Programmable controller with I/O expansion module located in one of I/O module positions for communication with outside I/O modules'
[patent_app_type] => 1
[patent_app_number] => 7/195407
[patent_app_country] => US
[patent_app_date] => 1988-05-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 12938
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 303
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/882/04882702.pdf
[firstpage_image] =>[orig_patent_app_number] => 195407
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/195407 | Programmable controller with I/O expansion module located in one of I/O module positions for communication with outside I/O modules | May 15, 1988 | Issued |
Array
(
[id] => 2753430
[patent_doc_number] => 04987536
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-01-22
[patent_title] => 'Communication system for sending an identical routing tree to all connected nodes to establish a shortest route and transmitting messages thereafter'
[patent_app_type] => 1
[patent_app_number] => 7/193391
[patent_app_country] => US
[patent_app_date] => 1988-05-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 3241
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 293
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/987/04987536.pdf
[firstpage_image] =>[orig_patent_app_number] => 193391
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/193391 | Communication system for sending an identical routing tree to all connected nodes to establish a shortest route and transmitting messages thereafter | May 11, 1988 | Issued |
Array
(
[id] => 2607070
[patent_doc_number] => 04924434
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-05-08
[patent_title] => 'Sharing word-processing functions among multiple processors'
[patent_app_type] => 1
[patent_app_number] => 7/196833
[patent_app_country] => US
[patent_app_date] => 1988-05-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4436
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 333
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/924/04924434.pdf
[firstpage_image] =>[orig_patent_app_number] => 196833
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/196833 | Sharing word-processing functions among multiple processors | May 8, 1988 | Issued |
Array
(
[id] => 2754871
[patent_doc_number] => 05012406
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-04-30
[patent_title] => 'Line of power interruption in predetermined area of internal permanent memory'
[patent_app_type] => 1
[patent_app_number] => 7/183674
[patent_app_country] => US
[patent_app_date] => 1988-04-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 12
[patent_no_of_words] => 7451
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 236
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/012/05012406.pdf
[firstpage_image] =>[orig_patent_app_number] => 183674
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/183674 | Line of power interruption in predetermined area of internal permanent memory | Apr 18, 1988 | Issued |
Array
(
[id] => 2752425
[patent_doc_number] => 05029080
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-07-02
[patent_title] => 'Method and apparatus for composing a set of instructions for executing a data flow program defined by structured data'
[patent_app_type] => 1
[patent_app_number] => 7/181586
[patent_app_country] => US
[patent_app_date] => 1988-04-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 33
[patent_no_of_words] => 4621
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 293
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/029/05029080.pdf
[firstpage_image] =>[orig_patent_app_number] => 181586
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/181586 | Method and apparatus for composing a set of instructions for executing a data flow program defined by structured data | Apr 13, 1988 | Issued |
Array
(
[id] => 2594329
[patent_doc_number] => 04926317
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-05-15
[patent_title] => 'Hierarchical memory system with logical cache, physical cache, and address translation unit for generating a sequence of physical addresses'
[patent_app_type] => 1
[patent_app_number] => 7/183355
[patent_app_country] => US
[patent_app_date] => 1988-04-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 12
[patent_no_of_words] => 11484
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 236
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/926/04926317.pdf
[firstpage_image] =>[orig_patent_app_number] => 183355
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/183355 | Hierarchical memory system with logical cache, physical cache, and address translation unit for generating a sequence of physical addresses | Apr 11, 1988 | Issued |
Array
(
[id] => 2663981
[patent_doc_number] => 04962449
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-10-09
[patent_title] => 'Computer security system having remote location recognition and remote location lock-out'
[patent_app_type] => 1
[patent_app_number] => 7/180089
[patent_app_country] => US
[patent_app_date] => 1988-04-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 7131
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 343
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/962/04962449.pdf
[firstpage_image] =>[orig_patent_app_number] => 180089
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/180089 | Computer security system having remote location recognition and remote location lock-out | Apr 10, 1988 | Issued |
Array
(
[id] => 2571509
[patent_doc_number] => 04945474
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-07-31
[patent_title] => 'Method for restoring a database after I/O error employing write-ahead logging protocols'
[patent_app_type] => 1
[patent_app_number] => 7/179195
[patent_app_country] => US
[patent_app_date] => 1988-04-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 12
[patent_no_of_words] => 7035
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 155
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/945/04945474.pdf
[firstpage_image] =>[orig_patent_app_number] => 179195
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/179195 | Method for restoring a database after I/O error employing write-ahead logging protocols | Apr 7, 1988 | Issued |