| Application number | Title of the application | Filing Date | Status |
|---|
| 07/129126 | BYPASS MECHANISM FOR DAISY CHAIN CONNECTED UNITS | Dec 3, 1987 | Abandoned |
Array
(
[id] => 2623433
[patent_doc_number] => 04943908
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-07-24
[patent_title] => 'Multiple branch analyzer for prefetching cache lines'
[patent_app_type] => 1
[patent_app_number] => 7/128008
[patent_app_country] => US
[patent_app_date] => 1987-12-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 15
[patent_no_of_words] => 9190
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 350
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/943/04943908.pdf
[firstpage_image] =>[orig_patent_app_number] => 128008
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/128008 | Multiple branch analyzer for prefetching cache lines | Dec 1, 1987 | Issued |
| 07/121913 | INTEGRATED CIRCUIT HAVING PROCESSOR COUPLED BY COMMON BUS TO PROGRAMMABLE READ ONLY MEMORY FOR PROCESSOR OPERATION AND PROCESSOR UNCOUPLED FROM COMMON BUS WHEN PROGRAMMING READ ONLY MEMORY FROM EXTERNAL DEVICE | Nov 16, 1987 | Abandoned |
| 07/118307 | METHOD AND SYSTEM FOR DISTRIBUTING APPLICATION SOFTWARE FUNCTIONALITY OVER A HETEROGENOUS COMPUTER SYSTEM | Nov 5, 1987 | Abandoned |
Array
(
[id] => 2646199
[patent_doc_number] => 04914569
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-04-03
[patent_title] => 'Method for concurrent record access, insertion, deletion and alteration using an index tree'
[patent_app_type] => 1
[patent_app_number] => 7/115146
[patent_app_country] => US
[patent_app_date] => 1987-10-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 10
[patent_no_of_words] => 4719
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 203
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/914/04914569.pdf
[firstpage_image] =>[orig_patent_app_number] => 115146
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/115146 | Method for concurrent record access, insertion, deletion and alteration using an index tree | Oct 29, 1987 | Issued |
Array
(
[id] => 2838391
[patent_doc_number] => 05117494
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-05-26
[patent_title] => 'System for selectively detecting and bypassing inoperative module within a daisy chained processing system'
[patent_app_type] => 1
[patent_app_number] => 7/114804
[patent_app_country] => US
[patent_app_date] => 1987-10-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 5714
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 50
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/117/05117494.pdf
[firstpage_image] =>[orig_patent_app_number] => 114804
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/114804 | System for selectively detecting and bypassing inoperative module within a daisy chained processing system | Oct 28, 1987 | Issued |
Array
(
[id] => 2527519
[patent_doc_number] => 04855906
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1989-08-08
[patent_title] => 'System for handling unsolicited messages from lower-tier controllers'
[patent_app_type] => 1
[patent_app_number] => 7/113216
[patent_app_country] => US
[patent_app_date] => 1987-10-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 7062
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 286
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/855/04855906.pdf
[firstpage_image] =>[orig_patent_app_number] => 113216
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/113216 | System for handling unsolicited messages from lower-tier controllers | Oct 22, 1987 | Issued |
| 07/110614 | COMPUTER SYSTEM WITH DATA RESIDENCY TRANSPARENCY AND DATA ACCESS TRANSPARENCY | Oct 18, 1987 | Abandoned |
Array
(
[id] => 2623510
[patent_doc_number] => 04943912
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-07-24
[patent_title] => 'Parallel processor system having control processor and array control apparatus for selectively activating different processors'
[patent_app_type] => 1
[patent_app_number] => 7/106864
[patent_app_country] => US
[patent_app_date] => 1987-10-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 9
[patent_no_of_words] => 9138
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 371
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/943/04943912.pdf
[firstpage_image] =>[orig_patent_app_number] => 106864
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/106864 | Parallel processor system having control processor and array control apparatus for selectively activating different processors | Oct 12, 1987 | Issued |
| 07/105984 | INFORMATION PROCESSING SYSTEM INCLUDING A WORD PROCESSOR CAPABLE OF COMMUNICATING WITH FACSIMILE APPARATUS | Oct 6, 1987 | Abandoned |
Array
(
[id] => 2588524
[patent_doc_number] => 04974154
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-11-27
[patent_title] => 'Computer with instruction prefetch queue retreat unit'
[patent_app_type] => 1
[patent_app_number] => 7/106604
[patent_app_country] => US
[patent_app_date] => 1987-10-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 1782
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 239
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/974/04974154.pdf
[firstpage_image] =>[orig_patent_app_number] => 106604
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/106604 | Computer with instruction prefetch queue retreat unit | Oct 5, 1987 | Issued |
Array
(
[id] => 2597285
[patent_doc_number] => 04964077
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-10-16
[patent_title] => 'Method for automatically adjusting help information displayed in an online interactive system'
[patent_app_type] => 1
[patent_app_number] => 7/104922
[patent_app_country] => US
[patent_app_date] => 1987-10-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 4581
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 263
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/964/04964077.pdf
[firstpage_image] =>[orig_patent_app_number] => 104922
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/104922 | Method for automatically adjusting help information displayed in an online interactive system | Oct 5, 1987 | Issued |
| 07/103809 | DATABASE TABLE AND A METHOD OF SEARCHING A DATABASE TABLE | Sep 30, 1987 | Abandoned |
Array
(
[id] => 2595386
[patent_doc_number] => 04926373
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-05-15
[patent_title] => 'Word processor for selecting a control program stored in the word processor when a control program in an externally detachable memory is not able to be read'
[patent_app_type] => 1
[patent_app_number] => 7/104540
[patent_app_country] => US
[patent_app_date] => 1987-10-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 1022
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 178
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/926/04926373.pdf
[firstpage_image] =>[orig_patent_app_number] => 104540
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/104540 | Word processor for selecting a control program stored in the word processor when a control program in an externally detachable memory is not able to be read | Sep 30, 1987 | Issued |
Array
(
[id] => 2528062
[patent_doc_number] => 04864531
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1989-09-05
[patent_title] => 'Error control apparatus using restore memory for recovering from parity discordances in transmissions between controller and real-time I/O devices'
[patent_app_type] => 1
[patent_app_number] => 7/102255
[patent_app_country] => US
[patent_app_date] => 1987-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 8046
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 383
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/864/04864531.pdf
[firstpage_image] =>[orig_patent_app_number] => 102255
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/102255 | Error control apparatus using restore memory for recovering from parity discordances in transmissions between controller and real-time I/O devices | Sep 27, 1987 | Issued |
Array
(
[id] => 2510129
[patent_doc_number] => 04799145
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1989-01-17
[patent_title] => 'Facility for passing data used by one operating system to a replacement operating system'
[patent_app_type] => 1
[patent_app_number] => 7/099698
[patent_app_country] => US
[patent_app_date] => 1987-09-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 12
[patent_no_of_words] => 6045
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 181
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/799/04799145.pdf
[firstpage_image] =>[orig_patent_app_number] => 099698
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/099698 | Facility for passing data used by one operating system to a replacement operating system | Sep 20, 1987 | Issued |
Array
(
[id] => 2601428
[patent_doc_number] => 04941087
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-07-10
[patent_title] => 'System for bumpless changeover between active units and backup units by establishing rollback points and logging write and read operations'
[patent_app_type] => 1
[patent_app_number] => 7/097784
[patent_app_country] => US
[patent_app_date] => 1987-09-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 38
[patent_no_of_words] => 6252
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 321
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/941/04941087.pdf
[firstpage_image] =>[orig_patent_app_number] => 097784
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/097784 | System for bumpless changeover between active units and backup units by establishing rollback points and logging write and read operations | Sep 17, 1987 | Issued |
Array
(
[id] => 2497940
[patent_doc_number] => 04802120
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1989-01-31
[patent_title] => 'Multistage timing circuit for system bus control'
[patent_app_type] => 1
[patent_app_number] => 7/096672
[patent_app_country] => US
[patent_app_date] => 1987-09-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3257
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 216
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/802/04802120.pdf
[firstpage_image] =>[orig_patent_app_number] => 096672
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/096672 | Multistage timing circuit for system bus control | Sep 13, 1987 | Issued |
| 07/096244 | SYSTEM FOR REGISTERING AND CALLING DOCUMENTS IN A CHARACTER PROCESSING UNIT | Sep 7, 1987 | Abandoned |
Array
(
[id] => 2688197
[patent_doc_number] => 05005122
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-04-02
[patent_title] => 'Arrangement with cooperating management server node and network service node'
[patent_app_type] => 1
[patent_app_number] => 7/094169
[patent_app_country] => US
[patent_app_date] => 1987-09-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 4500
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 219
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/005/05005122.pdf
[firstpage_image] =>[orig_patent_app_number] => 094169
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/094169 | Arrangement with cooperating management server node and network service node | Sep 7, 1987 | Issued |