Thomas C. Lee

Array ( [id] => 2451819 [patent_doc_number] => 04757445 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1988-07-12 [patent_title] => 'Method and apparatus for validating prefetched instruction' [patent_app_type] => 1 [patent_app_number] => 7/079191 [patent_app_country] => US [patent_app_date] => 1987-07-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 9 [patent_no_of_words] => 4998 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 352 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/757/04757445.pdf [firstpage_image] =>[orig_patent_app_number] => 079191 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2527328 [patent_doc_number] => 04864495 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-09-05 [patent_title] => 'Apparatus for controlling vacant areas in buffer memory in a pocket transmission system' [patent_app_type] => 1 [patent_app_number] => 7/079163 [patent_app_country] => US [patent_app_date] => 1987-07-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 2933 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 362 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/864/04864495.pdf [firstpage_image] =>[orig_patent_app_number] => 079163 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2450686 [patent_doc_number] => 04779193 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1988-10-18 [patent_title] => 'Data processing apparatus for writing calculation result into buffer memory after the writing of the beginning word of the read data' [patent_app_type] => 1 [patent_app_number] => 7/073372 [patent_app_country] => US [patent_app_date] => 1987-07-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 15 [patent_no_of_words] => 4250 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 287 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/779/04779193.pdf [firstpage_image] =>[orig_patent_app_number] => 073372 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2606902 [patent_doc_number] => 04924425 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-05-08 [patent_title] => 'Method for immediately writing an operand to a selected word location within a block of a buffer memory' [patent_app_type] => 1 [patent_app_number] => 7/073281 [patent_app_country] => US [patent_app_date] => 1987-07-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 16 [patent_no_of_words] => 4285 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 221 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/924/04924425.pdf [firstpage_image] =>[orig_patent_app_number] => 073281 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2596477 [patent_doc_number] => 04928238 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-05-22 [patent_title] => 'Scalar data arithmetic control system for vector arithmetic processor' [patent_app_type] => 1 [patent_app_number] => 7/069102 [patent_app_country] => US [patent_app_date] => 1987-07-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 2217 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 260 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/928/04928238.pdf [firstpage_image] =>[orig_patent_app_number] => 069102 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3450322 [patent_doc_number] => 05420464 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-05-30 [patent_title] => 'RF voltage/current sensor apparatus' [patent_app_type] => 1 [patent_app_number] => 7/068739 [patent_app_country] => US [patent_app_date] => 1992-10-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 1875 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 63 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/420/05420464.pdf [firstpage_image] =>[orig_patent_app_number] => 068739 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3450322 [patent_doc_number] => 05420464 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-05-30 [patent_title] => 'RF voltage/current sensor apparatus' [patent_app_type] => 1 [patent_app_number] => 7/068739 [patent_app_country] => US [patent_app_date] => 1992-10-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 1875 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 63 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/420/05420464.pdf [firstpage_image] =>[orig_patent_app_number] => 068739 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2532339 [patent_doc_number] => 04884234 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-11-28 [patent_title] => 'Dynamic RAM refresh circuit with DMA access' [patent_app_type] => 1 [patent_app_number] => 7/067761 [patent_app_country] => US [patent_app_date] => 1987-06-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 30 [patent_figures_cnt] => 33 [patent_no_of_words] => 14622 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 284 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/884/04884234.pdf [firstpage_image] =>[orig_patent_app_number] => 067761 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2486205 [patent_doc_number] => 04876643 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-10-24 [patent_title] => 'Parallel searching system having a master processor for controlling plural slave processors for independently processing respective search requests' [patent_app_type] => 1 [patent_app_number] => 7/066129 [patent_app_country] => US [patent_app_date] => 1987-06-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 14 [patent_no_of_words] => 5006 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 296 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/876/04876643.pdf [firstpage_image] =>[orig_patent_app_number] => 066129 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2393304 [patent_doc_number] => 04724518 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1988-02-09 [patent_title] => 'Odd/even storage in cache memory' [patent_app_type] => 1 [patent_app_number] => 7/065160 [patent_app_country] => US [patent_app_date] => 1987-06-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 2181 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 284 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/724/04724518.pdf [firstpage_image] =>[orig_patent_app_number] => 065160 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2689219 [patent_doc_number] => 05067104 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-11-19 [patent_title] => 'Programmable protocol engine having context free and context dependent processes' [patent_app_type] => 1 [patent_app_number] => 7/045904 [patent_app_country] => US [patent_app_date] => 1987-05-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 8 [patent_no_of_words] => 5497 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 144 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/067/05067104.pdf [firstpage_image] =>[orig_patent_app_number] => 045904 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2390078 [patent_doc_number] => 04783762 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1988-11-08 [patent_title] => 'Programmable controller' [patent_app_type] => 1 [patent_app_number] => 7/045195 [patent_app_country] => US [patent_app_date] => 1987-04-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 2268 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 364 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/783/04783762.pdf [firstpage_image] =>[orig_patent_app_number] => 045195 [rel_patent_id] =>[rel_patent_doc_number] =>)